 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM12454 Datasheet(PDF) 29 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
LM12454 Datasheet(HTML) 29 Page - Texas Instruments |
|
|
29 / 45 page  LM12454, LM12458, LM12H458 www.ti.com SNAS079A – MAY 2004 – REVISED FEBRUARY 2006 Table 4. LM12(H)454/8 Memory Map for 16-Bit Wide Data Bus (BW = “0”, Test Bit = “0” and A0 = Don't Care) (continued) A4 A3 A2 A1 Pur Typ D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 pos e e Inter rupt Address of Stat Actual Number of Conversion Sequencer INS INS INS INS INS INS INS INS 1 0 1 0 R us Results in Conversion FIFO Instruction being T7 T6 T5 T4 T3 T2 T1 T0 Regi Executed ster Tim R/W er 1 0 1 1 Timer Preset High Byte Timer Preset Low Byte Regi ster Con versi Conversion Data: 1 1 0 0 on R Address or Sign Sign Conversion Data: LSBs MSBs FIF O Limit Stat 1 1 0 1 us R Limit #2: Status Limit #1: Status Regi ster Table 5. LM12(H)454/8 Memory Map for 8-Bit Wide Data Bus (BW = “1” and Test Bit = “0”) A4 A3 A2 A1 A0 Purpose Type D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 VIN− (MUXOUT−) VIN+ (MUXOUT+) 0 to 0 R/W Pause Loop Instruction (1) (1) RAM 1 1 1 (RAM 0 0 0 Pointer = Watch- 00) 0 to 1 R/W Acquisition Time 8/12 Timer Sync dog 1 1 1 0 0 0 R/W Comparison Limit #1 Instruction RAM 0 to 0 (RAM Pointer = 01) 1 1 1 R/W Don't Care >/< Sign 0 0 0 0 to 1 R/W Don't Care >/< Sign 1 1 1 0 0 0 0 to 0 R/W Comparison Limit #2 Instruction RAM 1 1 1 (RAM 0 0 0 Pointer = 10) 0 to 1 R/W Don't Care >/< Sign 1 1 1 Chan 1 0 0 0 0 R/W I/O Sel Auto Zeroec Stand- by Full Cal Auto- Zero Reset Start Configuration Mask Register 1 0 0 0 1 R/W Don't Care DIAG (2) Test = 0 RAM Pointer 1 0 0 1 0 R/W INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 Interrupt Enable 1 0 0 1 1 R/W Number of Conversions in Conversion FIFO to Generate INT2 Sequencer Address to Generate Register INT1 1 0 1 0 0 R INST7 INST6 INST5 INST4 INST3 INST2 INST1 INST0 Interrupt Status Address of Sequencer Instruction 1 0 1 0 1 R Actual Number of Conversions Results in Conversion FIFO Register being Executed 1 0 1 1 0 R/W Timer Preset: Low Byte Timer Register 1 0 1 1 1 R/W Timer Preset: High Byte 1 1 0 0 0 R Conversion Data: LSBs Conversion FIFO 1 1 0 0 1 R Address or Sign Sign Conversion Data: MSBs (1) LM12454 (Refer toTable 7). (2) LM12(H)458 only. Must be set to “0” for the LM12454. Copyright © 2004–2006, Texas Instruments Incorporated Submit Documentation Feedback 29 Product Folder Links: LM12454 LM12458 LM12H458 |
Similar Part No. - LM12454_14 |
|
Similar Description - LM12454_14 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
