Electronic Components Datasheet Search |
|
ADC102S021 Datasheet(PDF) 2 Page - Texas Instruments |
|
|
ADC102S021 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 28 page IN1 IN2 MUX T/H SCLK VA GND CS DIN DOUT CONTROL LOGIC 10-BIT SUCCESSIVE APPROXIMATION ADC GND ADC102S101 SNAS287G – FEBRUARY 2005 – REVISED MARCH 2013 www.ti.com Block Diagram PIN DESCRIPTIONS and EQUIVALENT CIRCUITS Pin No. Symbol Description ANALOG I/O 5, 4 IN1 and IN2 Analog inputs. These signals can range from 0V to VA. DIGITAL I/O 8 SCLK Digital clock input. This clock directly controls the conversion and readout processes. Digital data output. The output samples are clocked out of this pin on falling edges of the 7 DOUT SCLK pin. Digital data input. The ADC102S101's Control Register is loaded through this pin on rising 6 DIN edges of the SCLK pin. Chip select. On the falling edge of CS, a conversion process begins. Conversions continue 1 CS as long as CS is held low. POWER SUPPLY Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and 2 VA bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within 1 cm of the power pin. 3 GND The ground return for the die. 2 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated Product Folder Links: ADC102S101 |
Similar Part No. - ADC102S021 |
|
Similar Description - ADC102S021 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |