IDT72261L10PFB datasheet(4/30 Pages) IDT

Part #	IDT72261L10PFB

Description	CMOS SUPERSYNC FIFOO 16,384 x 9, 32,768 x 9

Download	30 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

4 / 30 page

4

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT72261/72271 SyncFIFO

™

16,384 x 9, 32,768 x 9

Symbol

Name

I/O

Description

D0–D8

Data Inputs

I

Data inputs for a 9-bit bus.

MRS

Master Reset

I

MRS initializes the read and write pointers to zero and sets the output register to

all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT

Standard Mode, one of two programmable flag default settings, and serial or

parallel programming of the offset settings.

PRS

Partial Reset

I

PRS initializes the read and write pointers to zero and sets the output register to

all zeroes. During Partial Reset,the existing mode (IDT or FWFT), programming

method (serial or parallel), and programmable flag settings are all retained.

RT

Retransmit

I

Allows data to be resent starting with the first location of FIFO memory.

FWFT/SI

First Word Fall

I

During Master Reset, selects First Word Fall Through or IDT Standard mode.

Through/Serial In

After Master Reset, this pin functions as a serial input for loading offset registers

WCLK

Write Clock

I

When enabled by

WEN, the rising edge of WCLK writes data into the FIFO and

offsets into the programmable registers.

WEN

Write Enable

I

WEN enables WCLK for writing data into the FIFO memory and offset registers.

RCLK

Read Clock

I

When enabled by

REN, the rising edge of RCLK reads data from the FIFO

memory and offsets from the programmable registers.

REN

Read Enable

I

REN enables RCLK for reading data from the FIFO memory and offset registers.

OE

Output Enable

I

OE controls the output impedance of Qn

SEN

Serial Enable

I

SEN enables serial loading of programmable flag offsets

LD

Load

I

During Master Reset,

LD selects one of two partial flag default offsets (127 and

1023) and determines programming method, serial or parallel. After Master

Reset, this pin enables writing to and reading from the offset registers.

FS

Frequency Select

I

The FS setting optimizes data flow through the FIFO.

FF/IR

Full Flag/

O

In the IDT Standard Mode, the

FF function is selected. FF indicates whether or

Input Ready

not the FIFO memory is full. In the FWFT mode, the

IR function is selected. IR

indicates whether or not there is space available for writing to the FIFO memory.

EF/OR

Empty Flag/

O

In the IDT Standard Mode, the

EF function is selected. EF indicates whether or

Output Ready

not the FIFO memory is empty.

In FWFT mode, the

OR function is selected.

OR indicates whether or not there is valid data available at the outputs.

PAF

Programmable

O

PAF goes HIGH if the number of free locations in the FIFO memory is more than

Almost Full Flag

offset m which is store in Almost Full which is stored in the Full Offset register.

PAF

goes LOW if the number of free locations in the FIFO memory is less than m.

PAE

Programmable

O

PAE goes LOW if the number of words in the FIFO memory is less than offset n

Almost Empty Flag

which is stored in theEmpty Offset register.

PAE goes HIGH if the number of

words in the FIFO memory is greater than offset n.

HF

Half-full Flag

O

HF indicates whether the FIFO memory is more or less than half-full.

Q0–Q8

Data Outputs

O

Data outputs for a 9-bit bus.

VCC

Power

+5 volt power supply pins.

GND

Ground

Ground pins.

PIN DESCRIPTION

3097 tbl 01

Similar Part No. - IDT72261L10PFB

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72261LA	304Kb / 27P	CMOS SuperSync FIFO
Integrated Device Techn...	IDT72261LA	446Kb / 27P	CMOS SuperSync FIFO
Renesas Technology Corp	IDT72261LA	537Kb / 28P	CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9 FEBRUARY 2018
Integrated Device Techn...	IDT72261LA10PF	304Kb / 27P	CMOS SuperSync FIFO
Integrated Device Techn...	IDT72261LA10PFI	304Kb / 27P	CMOS SuperSync FIFO

More results

Similar Description - IDT72261L10PFB

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	IDT72261LA	537Kb / 28P	CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9 FEBRUARY 2018
Renesas Technology Corp	72V261LA	395Kb / 28P	3.3 VOLT CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9 FEBRUARY 2018
Integrated Device Techn...	IDT72255	394Kb / 30P	CMOS SUPERSYNC FIFOO 8,192 x 18, 16,384 x 18
	IDT72264	392Kb / 31P	VARIABLE WIDTH SUPERSYNCO FIFO 8,192 x 18 or 16,384 x 9 16,384 x 18 or 32,768 x 9
	7203L25J	311Kb / 10P	CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
	IDT7207	148Kb / 12P	CMOS ASYNCHRONOUS FIFO 32,768 x 9
Renesas Technology Corp	72V281	430Kb / 27P	3.3 VOLT CMOS SuperSync FIFO™ 65,536 x 9 131,072 x 9 JANUARY 2018
	IDT72V2101	388Kb / 28P	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 262,144 x 9 524,288 x 9 JANUARY 2018
	IDT72255LA	404Kb / 28P	CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 NOVEMBER 2017
Toshiba Semiconductor	TC55329P	307Kb / 8P	32,768 WORD x 9 BIT CMOS STATIC RAM

More results

IDT72261L10PFB Datasheet(PDF) 4 Page - Integrated Device Technology

IDT72261L10PFB Datasheet(HTML) 4 Page - Integrated Device Technology

Similar Part No. - IDT72261L10PFB

Similar Description - IDT72261L10PFB

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL