Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72231L25PF Datasheet(PDF) 1 Page - Integrated Device Technology

Part # IDT72231L25PF
Description  CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72231L25PF Datasheet(HTML) 1 Page - Integrated Device Technology

  IDT72231L25PF Datasheet HTML 1Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 2Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 3Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 4Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 5Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 6Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 7Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 8Page - Integrated Device Technology IDT72231L25PF Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
1
SEPTEMBER 2002
CMOSSyncFIFO
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
2002
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-2655/2
FEATURES:
••••• 64 x 9-bit organization (IDT72421)
••••• 256 x 9-bit organization (IDT72201)
••••• 512 x 9-bit organization (IDT72211)
••••• 1,024 x 9-bit organization (IDT72221)
••••• 2,048 x 9-bit organization (IDT72231)
••••• 4,096 x 9-bit organization (IDT72241)
••••• 8,192 x 9-bit organization (IDT72251)
••••• 10 ns read/write cycle time
••••• Read and Write Clocks can be independent
••••• Dual-Ported zero fall-through time architecture
••••• Empty and Full Flags signal FIFO status
••••• Programmable Almost-Empty and Almost-Full flags can be set
to any depth
••••• Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
••••• Output enable puts output data bus in high-impedance state
••••• Advanced submicron CMOS technology
••••• Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
••••• For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
••••• Industrial temperature range (–40
°°°°°C to +85°°°°°C) is available
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D0 - D8
LD
OFFSET REGISTER
INPUT REGISTER
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
WRITE CONTROL
LOGIC
WRITE POINTER
OUTPUT REGISTER
READ CONTROL
LOGIC
READ POINTER
FLAG
LOGIC
EF
PAE
PAF
FF
RESET LOGIC
OE
REN2
REN1
RS
RCLK
2655 drw01
Q0 - Q8
DESCRIPTION:
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (
WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when the
write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (
REN1, REN2). The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(
OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (
EF) and Full (FF).
Two programmable flags, Almost-Empty (
PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE and PAF, respectively. The programmable flag
offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting
the load pin (
LD).
These FIFOs are fabricated using IDT’s high-speed submicron CMOS
technology.


Similar Part No. - IDT72231L25PF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72231 IDT-IDT72231 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72231 IDT-IDT72231 Datasheet
291Kb / 14P
   CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72231 RENESAS-IDT72231 Datasheet
301Kb / 15P
   CMOS SyncFIFO™
NOVEMBER 2017
More results

Similar Description - IDT72231L25PF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P
   CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
logo
Mosel Vitelic, Corp
MS7200L MOSEL-MS7200L Datasheet
175Kb / 11P
   256 x 9, 512 x 9, 1K x 9 CMOS FIFO
logo
Integrated Device Techn...
IDT72V201 IDT-IDT72V201 Datasheet
115Kb / 14P
   3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
logo
Integrated Device Techn...
IDT7202 IDT-IDT7202 Datasheet
144Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
7201LA20DB IDT-7201LA20DB Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
IDT7280 IDT-IDT7280 Datasheet
142Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com