Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72255L12TFB Datasheet(PDF) 9 Page - Integrated Device Technology

Part # IDT72255L12TFB
Description  CMOS SUPERSYNC FIFOO 8,192 x 18, 16,384 x 18
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72255L12TFB Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button IDT72255L12TFB Datasheet HTML 5Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 6Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 7Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 8Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 9Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 10Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 11Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 12Page - Integrated Device Technology IDT72255L12TFB Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 30 page
background image
9
IDT72255/72265 SyncFIFO
8,192 x 18, 16,384 x 18
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SERIAL ENABLE (
SEN
SEN)
Serial Enable is (
SEN) is an enable used only for serial
programming of the offset registers. The serial programming
method must be selected during Master Reset.
SEN is always
used in conjunction with
LD. When these lines are both LOW,
data at the SI input can be loaded into the input register one
bit for each LOW-to-HIGH transition of WCLK.
When
SEN is HIGH, the programmable registers retains
the previous settings and no offsets are loaded.
SEN functions the same way in both IDT Standard and
FWFT modes.
OUTPUT ENABLE (
OE
OE)
When Output Enable (
OE) is enabled (LOW), the parallel
output buffers receive data from the output register. When
OE
is HIGH, the output data bus (Qn) goes into a high impedance
state.
LOAD (
LD
LD)
This is a dual purpose pin. During Master Reset, the state
of the Load line (
LD) determines one of two default values (127
or 1023) for the
PAE and PAF flags, along with the method by
which these flags can be programmed, parallel or serial. After
Master Reset,
LD enables write operations to and read
operations from the registers. Only the offset loading method
currently selected can be used to write to the registers. Aside
from Master Reset, there is no other way change the loading
method. Registers can be read only in parallel; this can be
accomplished regardless of whether serial or the parallel
loading has been selected.
Associated with each of the programmable flags,
PAE and
PAF, are registers which can either be written to or read from.
Offset values contained in these registers determine how
many words need to be in the FIFO memory to switch a partial
flag. A LOW on
LD during Master Reset selects a default PAE
offset value of 07FH ( a threshold 127 words from the empty
boundary), a default
PAF offset value of 07FH (a threshold 127
words from the full boundary), and parallel loading of other
offset values. A HIGH on
LD during Master Reset selects a
default
PAE offset value of 3FFH (a threshold 1023 words from
the empty boundary), a default
PAF offset value of 3FFH (a
threshold 1023 words form the full boundary), and serial
loading of other offset values.
The act of writing offsets (in parallel or serial) employs a
dedicated write offset register pointer. The act of reading
offsets employs a dedicated read offset register pointer. The
Figure 2. Partial Flag Programming Sequence
NOTES:
1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
2. The programming method can only be selected at Master Reset.
3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
4. The programming sequence applies to both IDT Standard and FWFT modes.
Selection
Parallel write to registers:
Empty Offset
Full Offset
Parallel read from registers:
Empty Offset
Full Offset
No Operation
Write Memory
Read Memory
No Operation
3037 tbl 02
0
0
X
1
1
1
0
0
1
1
0
X
1
1
1
0
1
X
0
1
1
Serial shift into registers:
26 bits for the 72255
28 bits for the 72265
1
1
1
X
X
X
0
WCLK
X
X
X
X
RCLK
X
X
X
X
X
1 bit for each rising WCLK edge
Starting with Empty Offset (LSB)
Ending with Full Offset (MSB)


Similar Part No. - IDT72255L12TFB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72255LA IDT-IDT72255LA Datasheet
354Kb / 27P
   CMOS SUPERSYNC FIFO
IDT72255LA IDT-IDT72255LA Datasheet
328Kb / 27P
   CMOS SuperSync FIFO
IDT72255LA IDT-IDT72255LA Datasheet
488Kb / 27P
   CMOS SuperSync FIFO
logo
Renesas Technology Corp
IDT72255LA RENESAS-IDT72255LA Datasheet
404Kb / 28P
   CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72255LA10PF IDT-IDT72255LA10PF Datasheet
354Kb / 27P
   CMOS SUPERSYNC FIFO
More results

Similar Description - IDT72255L12TFB

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72255LA RENESAS-IDT72255LA Datasheet
404Kb / 28P
   CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72V255LA IDT-IDT72V255LA Datasheet
439Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO 8,192 x 18 16,384 x 18
logo
Renesas Technology Corp
72V255LA RENESAS-72V255LA Datasheet
402Kb / 28P
   3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
JANUARY 2018
logo
Integrated Device Techn...
IDT72261 IDT-IDT72261 Datasheet
388Kb / 30P
   CMOS SUPERSYNC FIFOO 16,384 x 9, 32,768 x 9
IDT72264 IDT-IDT72264 Datasheet
392Kb / 31P
   VARIABLE WIDTH SUPERSYNCO FIFO 8,192 x 18 or 16,384 x 9 16,384 x 18 or 32,768 x 9
logo
Renesas Technology Corp
72V275 RENESAS-72V275 Datasheet
553Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
FEBRUARY 2018
IDT72261LA RENESAS-IDT72261LA Datasheet
537Kb / 28P
   CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9
FEBRUARY 2018
logo
Integrated Device Techn...
IDT72V295 IDT-IDT72V295 Datasheet
237Kb / 26P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 131,072 x 18 262,144 x 18
logo
Renesas Technology Corp
72V295 RENESAS-72V295 Datasheet
391Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 131,072 x 18 262,144 x 18
MARCH 2018
logo
Integrated Device Techn...
7203L25J IDT-7203L25J Datasheet
311Kb / 10P
   CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com