Electronic Components Datasheet Search |
|
IDT7130LA55TFB Datasheet(PDF) 9 Page - Integrated Device Technology |
|
IDT7130LA55TFB Datasheet(HTML) 9 Page - Integrated Device Technology |
9 / 14 page 6.01 9 IDT7130SA/LA AND IDT7140SA/LA HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS MILITARY AND COMMERCIAL TEMPERATURE RANGES AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)8M824S258M824S30 7132158M824S4 7130X20 (1) 7130X25 (9) 7130X35 7130X55 7130X100 7140X25 (9) 7140X35 7140X55 7140X100 Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit Busy Timing (For Master lDT7130 Only) tBAA BUSY Access Time from Address — 20 — 20 — 20 — 30 — 50 ns tBDA BUSY Disable Time from Address — 20 — 20 — 20 — 30 — 50 ns tBAC BUSY Access Time from Chip Enable — 20 — 20 — 20 — 30 — 50 ns tBDC BUSY Disable Time from Chip Enable — 20 — 20 — 20 — 30 — 50 ns tWH Write Hold After BUSY(6) 12 — 15 — 20 — 20 — 20 — ns tWDD Write Pulse to Data Delay (2) — 40 — 50 — 60 — 80 — 120 ns tDDD Write Data Valid to Read Data Delay (2) — 30 — 35 — 35 — 55 — 100 ns tAPS Arbitration Priority Set-up Time(3) 5— 5— 5 — 5—5 — ns tBDD BUSY Disable to Valid Data(4) — 25 — 35 — 35 — 50 — 65 ns Busy Timing (For Slave IDT7140 Only)e 5 —5 —5 — 5 — 5 tWB Write to BUSY Input(5) 0— 0— 0 — 0—0 — ns tWH Write Hold After BUSY(6) 12 — 15 — 20 — 20 — 20 — ns tWDD Write Pulse to Data Delay (2) — 40 — 50 — 60 — 80 — 120 ns tDDD Write Data Valid to Read Data Delay (2) — 30 — 35 — 35 — 55 — 100 ns NOTES: 2689 tbl 11 1. Com'l Only, 0 °C to +70°C temperature range. PLCC and TQFP packages only. 2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port-to-Port Read and BUSY." 3. To ensure that the earlier of the two ports wins. 4. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual), or tDDD – tDW (actual). 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'. 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'. 7. “X” in part numbers indicates power rating (SA or LA). 8. Not available in DIP packages. TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY BUSY BUSY BUSY BUSY tWC tWP tDW tDH tBDD tDDD tBDA tWDD ADDR’B’ DATAOUT’B’ DATAIN’A’ ADDR’A’ MATCH VALID MATCH VALID R/ W’A’ BUSY’B’ tAPS 2689 drw 12 (1) NOTES: 1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140). 2. CEL = CER = VIL. 3. OE = VIL for the reading port. 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A". (2,3,4) |
Similar Part No. - IDT7130LA55TFB |
|
Similar Description - IDT7130LA55TFB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |