Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD7452 Datasheet(PDF) 6 Page - Analog Devices

Part # AD7452
Description  Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7452 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD7452_15 Datasheet HTML 2Page - Analog Devices AD7452_15 Datasheet HTML 3Page - Analog Devices AD7452_15 Datasheet HTML 4Page - Analog Devices AD7452_15 Datasheet HTML 5Page - Analog Devices AD7452_15 Datasheet HTML 6Page - Analog Devices AD7452_15 Datasheet HTML 7Page - Analog Devices AD7452_15 Datasheet HTML 8Page - Analog Devices AD7452_15 Datasheet HTML 9Page - Analog Devices AD7452_15 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
AD7452
Rev. B | Page 5 of 28
TIMING SPECIFICATIONS
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a 1.6 V voltage
level. See Figure 2 and the Serial Interface section.
VDD = 2.7 V to 3.6 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.0 V; VDD = 4.75 V to 5.25 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.5 V;
VCM1 = VREF
A
MIN
MAX
; T = T
to T
, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK 2
10
kHz min
10
MHz max
tCONVERT
16 × tSCLK
tSCLK = 1/fSCLK
1.6
µs max
tQUIET
60
ns min
Minimum quiet time between the end of a serial read and the next falling edge of CS
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS falling edge to SCLK falling edge setup time
t33
20
ns max
Delay from CS falling edge until SDATA three-state disabled
t43
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK high pulse width
t6
0.4 tSCLK
ns min
SCLK low pulse width
t7
10
ns min
SCLK edge to data valid hold time
t8 4
10
ns min
SCLK falling edge to SDATA three-state enabled
35
ns max
SCLK falling edge to SDATA three-state enabled
tPOWER-UP5
1
µs max
Power-up time from full power-down
t3
t2
t4
t7
t8
t6
t1
t5
tQUIET
tCONVERT
CS
SCLK
SDATA
4 LEADING ZEROS
THREE-STATE
12
3
4
5
13
14
15
16
0
0
0
0
DB11
DB10
DB2
DB1
DB0
B
Figure 2. Serial Interface Timing Diagram
1 Common-mode voltage.
2 Mark/space ratio for the SCLK input is 40/60 to 60/40.
3 Measured with the load circuit of
and defined as the time required for the output to cross 0.8 V or 2.4 V with V
Figure 3
Figure 3.
DD
= 5 V, or 0.4 V or 2.0 V for VDD = 3 V.
4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of
The measured number is then extrapolated
back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the Timing Specifications is the true bus relinquish
time of the part and is independent of the bus loading.
5 See
section.
Power-Up Time


Similar Part No. - AD7452_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7452 AD-AD7452_17 Datasheet
639Kb / 25P
   Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
More results

Similar Description - AD7452_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7452 AD-AD7452_17 Datasheet
639Kb / 25P
   Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7452 AD-AD7452 Datasheet
659Kb / 28P
   Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. B
AD7453BRTZ-REEL7 AD-AD7453BRTZ-REEL7 Datasheet
531Kb / 20P
   Pseudo Differential, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. B
AD7453 AD-AD7453 Datasheet
253Kb / 20P
   Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23
REV. 0
AD7453 AD-AD7453_17 Datasheet
424Kb / 21P
   Pseudo Differential, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7457 AD-AD7457_17 Datasheet
343Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7457BRT AD-AD7457BRT Datasheet
491Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
AD7457 AD-AD7457_15 Datasheet
524Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
AD7457 AD-AD7457 Datasheet
509Kb / 20P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. 0
AD7440 AD-AD7440_15 Datasheet
864Kb / 29P
   Differential Input, 1 MSPS 10-Bit and 12-Bit ADCs in an 8-Lead SOT-23
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com