Electronic Components Datasheet Search |
|
HSP45256JI-33 Datasheet(PDF) 9 Page - Intersil Corporation |
|
HSP45256JI-33 Datasheet(HTML) 9 Page - Intersil Corporation |
9 / 23 page 9 Weight and Sum Logic The Weight and Sum Logic provides the bit weighting and the final correlator score from the eight stages of the correlation array. For a 1 x 256 1-D configuration, the outputs of each of the stages are given a weight of 1 and then added together. In a 8 x 32 (8-bit data) configuration, the output of each stage will be shifted so that the output data represents an 8-bit word, with stage seven being the MSB. The 13-bit Offset Register is loaded from the control data bus. Its output is added to the correlation score obtained from the correlator array. This sum then goes to the programmable delay register data input. When the chip is configured as dual correlators, the user has the capability of loading two different offset values, one for each of the two correlators. The Programmable Delay Register sets the number of pipeline stages between the output of the weight and sum logic and the input of the Cascade Summer. This delay register is used to align the correlation scores of multiple correlators in HSP45256 cascaded configurations (see Applications Section). The number of delays is programmable from 1 to 16, allowing for up to 16 correlators to be cascaded. When the HSP45256 is configured as dual correlators, the delay must be set to 0000, which specifies a delay of 1. Cascade Summer The Cascade Summer is used for cascading several correlator chips together. The value present on this bus represents the correlation score from the previous HSP45256 that will be summed with the current score to provide the final correlation score. When several correlator chips are cascaded, the CASOUT0-12 of each correlator is connected to the CASIN0-12 of the next correlator in the chain. The CASIN0-12 of the first chip is tied low. The following function represents the correlation score present on CASOUT0-12 of each correlator: CASOUT(n) = (W7 x CO7)(n-Delay) + (W6 x CO6)(n-Delay) + (W5 x CO5)(n-Delay) + (W4 x CO4)(n-Delay) + (W3 x CO3)(n-Delay) + (W2 x CO2)(n-Delay) + (W1 x CO1)(n-Delay) + (W0 x CO0)(n-Delay) + Offset (n-Delay) + CASIN. where: CO0-CO7 are the correlation score outputs out of the correlation stages; W0-W7 is the weight given to each stage; n-Delay represents the delay on the weighted and summed correlation score through the Programmable Delay Register; Offset is the value programmed into the Offset register; CASIN is the cascade input. Control Registers The 3-bit address value, A0-2, is used to determine which internal register will be loaded with the data on DCONT0-7. The function is initiated when CLOAD is brought low, and the register is loaded on the rising edge of CLOAD. Table 1 indicates the function associated with each address. Tables 2 - 8 define the function of the bits in each of the control registers. TABLE 1. ADDRESS MAPPING A2 A1 A0 DESTINATION 0 0 0 Mask Register 0 0 1 Configuration Register 0 1 0 Offset Register A-Most Significant Bits 0 1 1 Offset Register A-Least Significant Bits 1 0 0 Programmable Delay Register 1 0 1 Offset Register B-Most Significant Bits 1 1 0 Offset Register B-Least Significant Bits 1 1 1 Reserved HSP45256 |
Similar Part No. - HSP45256JI-33 |
|
Similar Description - HSP45256JI-33 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |