Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W632GU8KB-12 Datasheet(PDF) 9 Page - Winbond

Part # W632GU8KB-12
Description  32M X 8 BANKS X 8 BIT DDR3L SDRAM
Download  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W632GU8KB-12 Datasheet(HTML) 9 Page - Winbond

Back Button W632GU8KB-12 Datasheet HTML 5Page - Winbond W632GU8KB-12 Datasheet HTML 6Page - Winbond W632GU8KB-12 Datasheet HTML 7Page - Winbond W632GU8KB-12 Datasheet HTML 8Page - Winbond W632GU8KB-12 Datasheet HTML 9Page - Winbond W632GU8KB-12 Datasheet HTML 10Page - Winbond W632GU8KB-12 Datasheet HTML 11Page - Winbond W632GU8KB-12 Datasheet HTML 12Page - Winbond W632GU8KB-12 Datasheet HTML 13Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 160 page
background image
W632GU8KB
Publication Release Date: Jan. 20, 2015
Revision: A05
- 9 -
6.
BALL DESCRIPTION
BALL NUMBER
SYMBOL
TYPE
DESCRIPTION
F7, G7
CK, CK#
Input
Clock: CK and CK# are differential clock inputs. All address and
control input signals are sampled on the crossing of the positive edge
of CK and negative edge of CK#.
G9
CKE
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates,
internal clock signals and device input buffers and output drivers.
Taking CKE Low provides Precharge Power Down and Self-Refresh
operation (all banks idle), or Active Power Down (row Active in any
bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and
VREFDQ have become stable during the power on and initialization
sequence, they must be maintained during all operations (including
Self-Refresh). CKE must be maintained high throughout read and
write accesses. Input buffers, excluding CK, CK#, ODT and CKE, are
disabled during power down. Input buffers, excluding CKE, are
disabled during Self-Refresh.
H2
CS#
Input
Chip Select: All commands are masked when CS# is registered HIGH.
CS# provides for external Rank selection on systems with multiple
Ranks. CS# is considered part of the command code.
G1
ODT
Input
On Die Termination: ODT (registered HIGH) enables termination
resistance internal to the DDR3L SDRAM. When enabled, ODT is
applied to each DQ, DQS, DQS# and DM/TDQS, NU/TDQS# (When
TDQS is enabled via Mode Register A11=1 in MR1) signal. The ODT
signal will be ignored if Mode Registers MR1 and MR2 are
programmed to disable ODT and during Self Refresh.
F3, G3, H3
RAS#, CAS#,
WE#
Input
Command Inputs: RAS#, CAS# and WE# (along with CS#) define the
command being entered.
B7
DM
Input
Input Data Mask: DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH coincident with that input data
during a Write access. DM is sampled on both edges of DQS. The
function of DM or TDQS/TDQS# is enabled by Mode Register A11
setting in MR1.
J2, K8, J3
BA0
−BA2
Input
Bank Address Inputs: BA0
−BA2 define to which bank an Active, Read,
Write, or Precharge command is being applied. Bank address also
determines which mode register is to be accessed during a MRS
cycle.
K3, L7, L3, K2, L8,
L2, M8, M2, N8, M3,
H7, M7, K7, N3, N7
A0
−A14
Input
Address Inputs: Provide the row address for Active commands and the
column address for Read/Write commands to select one location out
of the memory array in the respective bank. (A10/AP and A12/BC#
have additional functions; see below). The address inputs also provide
the op-code during Mode Register Set command.
Row
address: A0−A14.
Column address: A0−A9.
H7
A10/AP
Input
Auto-precharge: A10 is sampled during Read/Write commands to
determine whether Auto-precharge should be performed to the
accessed bank after the Read/Write operation.
(HIGH: Auto-precharge; LOW: no Auto-precharge). A10 is sampled
during a Precharge command to determine whether the Precharge
applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one
bank is to be precharged, the bank is selected by bank addresses.
K7
A12/BC#
Input
Burst Chop: A12/BC# is sampled during Read and Write commands to
determine if burst chop (on-the-fly) will be performed.
(HIGH, no burst chop; LOW: burst chopped). See section 9.1
“Command Truth Table” on page 94 for details.
N2
RESET#
Input
Active Low Asynchronous Reset: Reset is active when RESET# is
LOW, and inactive when RESET# is HIGH. RESET# must be HIGH
during normal operation. RESET# is a CMOS rai to rail signal with DC
high and low at 80% and 20% of VDD, RESET# active is destructive to
data contents.


Similar Part No. - W632GU8KB-12

ManufacturerPart #DatasheetDescription
logo
Winbond
W632GU6KB WINBOND-W632GU6KB Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
W632GU6KB-11 WINBOND-W632GU6KB-11 Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
W632GU6KB-12 WINBOND-W632GU6KB-12 Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
W632GU6KB-15 WINBOND-W632GU6KB-15 Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
W632GU6KB12I WINBOND-W632GU6KB12I Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
More results

Similar Description - W632GU8KB-12

ManufacturerPart #DatasheetDescription
logo
Winbond
W632GG8KB WINBOND-W632GG8KB Datasheet
3Mb / 159P
   32M X 8 BANKS X 8 BIT DDR3 SDRAM
W972GG8JB WINBOND-W972GG8JB_12 Datasheet
1Mb / 87P
   32M x 8 BANKS x 8 BIT DDR2 SDRAM
logo
Elite Semiconductor Mem...
M15T2G8256A ESMT-M15T2G8256A Datasheet
4Mb / 140P
   32M x 8 Bit x 8 Banks DDR3(L) SDRAM
logo
Winbond
W632GU6KB WINBOND-W632GU6KB Datasheet
3Mb / 160P
   16M X 8 BANKS X 16 BIT DDR3L SDRAM
logo
Elite Semiconductor Mem...
M16U4G16256A ESMT-M16U4G16256A Datasheet
1Mb / 53P
   32M x 16 Bit x 8 Banks DDR4 SDRAM
M15F4G16256A ESMT-M15F4G16256A Datasheet
7Mb / 164P
   32M x 16 Bit x 8 Banks DDR3 SDRAM
M15T4G16256A ESMT-M15T4G16256A Datasheet
8Mb / 174P
   32M x 16 Bit x 8 Banks DDR3(L) SDRAM
logo
Winbond
W972GG8JB-3-TR WINBOND-W972GG8JB-3-TR Datasheet
1Mb / 87P
   32M 8 BANKS 8 BIT DDR2 SDRAM
W972GG8JB WINBOND-W972GG8JB Datasheet
1Mb / 86P
   32M ??8 BANKS ??8 BIT DDR2 SDRAM
W971GG8JB WINBOND-W971GG8JB_12 Datasheet
1Mb / 87P
   16M x 8 BANKS x 8 BIT DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com