Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ISL5239KIZ Datasheet(PDF) 5 Page - Intersil Corporation

Part # ISL5239KIZ
Description  Pre-Distortion Linearizer
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL5239KIZ Datasheet(HTML) 5 Page - Intersil Corporation

  ISL5239KIZ Datasheet HTML 1Page - Intersil Corporation ISL5239KIZ Datasheet HTML 2Page - Intersil Corporation ISL5239KIZ Datasheet HTML 3Page - Intersil Corporation ISL5239KIZ Datasheet HTML 4Page - Intersil Corporation ISL5239KIZ Datasheet HTML 5Page - Intersil Corporation ISL5239KIZ Datasheet HTML 6Page - Intersil Corporation ISL5239KIZ Datasheet HTML 7Page - Intersil Corporation ISL5239KIZ Datasheet HTML 8Page - Intersil Corporation ISL5239KIZ Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 31 page
background image
5
A<5:0>
I
6-bit address bus that operates with P<15:0>, CS, RD, and WR to write to and read from the devices internal
control registers. Bit 5 is the MSB.
CS
I
Chip Select. (active low). Enables device to respond to
µP access by enabling read or write operations.
WR
I
Write Strobe, (active low). The data on P<15:0> is written to the destination selected by A<5:0> on the rising
edge of WR when CS is asserted (low).
RD
I
Read Strobe (Active Low). The data at the address selected by A(5:0) is placed on P<15:0> when RD is
asserted (low) and CS is asserted (low).
BUSY
O
µP Busy. (Active Low) Indicates that the µP interface is busy. The device asserts BUSY during a read operation
to indicate that the output data on P<15:0> is not ready, and it asserts this signal during a write operation to
indicate that it is not available for another read or write operation yet.
EXTERNAL SERIAL INTERFACE
SERCLK
O
Serial Clock. Clock signal provided to external device for serial input and output, derived from rising edge of
CLK.
SERSYNC
O
Serial Sync. Active high single-cycle pulse that is time coincident with the first sample of the 32-bit serial data
frame. Derived from by rising edge of CLK.
SEROUT
O
Serial Output. Output data bit for the serial interface. Derived from the rising edge of CLK.
SERIN
I
Serial Input.Input data bit for serial interface. Derived from rising edge of CLK.
FEEDBACK INTERFACE
FB<19:0>
I
Feedback Input Data. Parallel or serial data to be stored in the feedback memory. In parallel mode, all 20-
bits are stored on the rising edge of FBCLK. In serial mode, bit 0 is serial input data and bit 1 is serial sync,
sampled at the rising edge of FBCLK.
FBCLK
I
Input clock used for sampling the FB<19:0> pins.
TRIGGER INTERFACE
TRIGIN
I
Trigger input. Hardwired trigger source to be used to trigger an input/feedback capture. Sampled internally
with rising edge of CLK.
TRIGOUT
O
Trigger output. Indicated that the capture system has been triggered, either internally or externally.
DATA INPUT
IIN<17:0>
I
I input data. Real component of the complex input sample when input format is parallel. Alternating real and
imaginary when input format is muxed. Selectable as 2’s complement or offset binary.
QIN<17:0>
I
Q input data. Imaginary component of the complex input sample when input format is parallel. Unused in serial
input format.
ISTRB
I
I data strobe. (active high). Used in the muxed input format. When asserted, the input data buses contains valid
I data.
CLKOUT
O
Input data clock. Output clock for the data source driving the IIN<17:0> and QIN<17:0> inputs. Input data
busses sampled on the rising edge of CLK that generates the rising edge of CLKOUT.
DATA OUTPUT
IOUT<17:0>
I
I output data. Real component of the complex output sample driven by the rising edge of CLK. Selectable as
2’s complement or offset binary.
QOUT<17:0>
I
Q output data. IMaginary component of the complex output sample driven by the rising edge of CLK. Selectable
as 2’s complement or offset binary.
TEST ACCESS
DCTEST
O
DC tree output. NAND tree output for DC threshold test. Do not connect for normal operation.
JTAG TEST ACCESS PORT
TMS
I
JTAG Test Mode Select. Internally pulled up.
TDI
I
JTAG Test Data In. Internally pulled up.
TCK
I
JTAG Test Clock.
TRST
I
JTAG Test Reset (Active Low). Internally pulled-up.
TDO
O
JTAG Test Data Out.
Pin Descriptions (Continued)
NAME
TYPE
DESCRIPTION
ISL5239


Similar Part No. - ISL5239KIZ

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
ISL5216 INTERSIL-ISL5216 Datasheet
1Mb / 65P
   Four-Channel Programmable Digital DownConverter
ISL5216 INTERSIL-ISL5216 Datasheet
1Mb / 65P
   Four-Channel Programmable Digital DownConverter
ISL5216 INTERSIL-ISL5216 Datasheet
969Kb / 65P
   Four-Channel Programmable Digital Downconverter
logo
Renesas Technology Corp
ISL5216 RENESAS-ISL5216 Datasheet
2Mb / 65P
   Four-Channel Programmable Digital Downconverter
logo
Intersil Corporation
ISL5216 INTERSIL-ISL5216 Datasheet
971Kb / 65P
   Four-Channel Programmable Digital Downconverter
July 13, 2007
More results

Similar Description - ISL5239KIZ

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
WH9A ETC1-WH9A Datasheet
105Kb / 2P
   Linearizer
logo
Linear Technology
DC1642 LINER-DC1642_15 Datasheet
108Kb / 1P
   PRE DISTORTION RECEIVER CLVOS OUTPUT
LTM9003 LINER-LTM9003 Datasheet
382Kb / 24P
   12-Bit Digital Pre-Distortion Receiver Subsystem
logo
Texas Instruments
GC5322IZND TI1-GC5322IZND Datasheet
395Kb / 4P
[Old version datasheet]   Wideband Digital Pre-Distortion Transmit IC Solution
logo
Linear Technology
LTM9003 LINER-LTM9003_15 Datasheet
442Kb / 24P
   12-Bit Digital Pre-Distortion Module Receiver Subsystem
logo
Tyco Electronics
LG1 MACOM-LG1 Datasheet
65Kb / 1P
   TO-8 THIN-FILM LINEARIZER
logo
M/A-COM Technology Solu...
LG1-SMLG1 MA-COM-LG1-SMLG1_15 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
LG1_SMLG1 MA-COM-LG1_SMLG1 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
LG1 MA-COM-LG1 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
logo
Maxim Integrated Produc...
SC2200 MAXIM-SC2200 Datasheet
409Kb / 11P
   Dual RF Power Amplifier Linearizer (RFPAL)
Rev 1; 6/16
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com