Electronic Components Datasheet Search |
|
ADUC7128 Datasheet(PDF) 8 Page - Analog Devices |
|
ADUC7128 Datasheet(HTML) 8 Page - Analog Devices |
8 / 92 page ADuC7128/ADuC7129 Rev. 0 | Page 8 of 92 TIMING SPECIFICATIONS Table 2. External Memory Write Cycle Parameter Min Typ Max Unit CLK UCLK tMS_AFTER_CLKH 0 4 ns tADDR_AFTER_CLKH 4 8 ns tAE_H_AFTER_MS ½ CLK tAE (XMxPAR[14:12] + 1) × CLK tHOLD_ADDR_AFTER_AE_L ½ CLK + (!XMxPAR[10]) × CLK tHOLD_ADDR_BEFORE_WR_L (!XMxPAR[8]) × CLK tWR_L_AFTER_AE_L ½ CLK + (!XMxPAR[10] + !XMxPAR[8]) × CLK tDATA_AFTER_WR_L 8 12 ns tWR (XMxPAR[7:4] + 1) × CLK tWR_H_AFTER_CLKH 0 4 ns tHOLD_DATA_AFTER_WR_H (!XMxPAR[8]) × CLK tBEN_AFTER_AE_L ½ CLK tRELEASE_MS_AFTER_WR_H (!XMxPAR[8] + 1) × CLK CLK CLK tMS_AFTER_CLKH tAE_H_AFTER_MS tAE tWR_L_AFTER_AE_L MS AE WS RS A/D[15:0] FFFF 9ABC 5678 9ABE 1234 BLE BHE A16 tWR tWR_H_AFTER_CLKH tHOLD_DATA_AFTER_WR_H tHOLD_ADDR_AFTER_AE_L tHOLD_ADDR_BEFORE_WR_L tDATA_AFTER_WR_L tBEN_AFTER_AE_L tADDR_AFTER_CLKH tRELEASE_MS_AFTER_WR_H Figure 3. External Memory Write Cycle |
Similar Part No. - ADUC7128_15 |
|
Similar Description - ADUC7128_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |