Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DAC39J82 Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # DAC39J82
Description  Resolution: 16-Bit
Download  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC39J82 Datasheet(HTML) 4 Page - Texas Instruments

  DAC39J82 Datasheet HTML 1Page - Texas Instruments DAC39J82 Datasheet HTML 2Page - Texas Instruments DAC39J82 Datasheet HTML 3Page - Texas Instruments DAC39J82 Datasheet HTML 4Page - Texas Instruments DAC39J82 Datasheet HTML 5Page - Texas Instruments DAC39J82 Datasheet HTML 6Page - Texas Instruments DAC39J82 Datasheet HTML 7Page - Texas Instruments DAC39J82 Datasheet HTML 8Page - Texas Instruments DAC39J82 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 144 page
background image
DAC39J82
SLASE47 – JANUARY 2015
www.ti.com
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NUMBER
CMOS output for ALARM condition. The ALARM output functionality is defined through the
ALARM
L8
O
config7 register. Default polarity is active high, but can be changed to active high via config0
alarm_out_pol control bit. If not used it can be left open.
AMUX0
H3
I/O
Analog test pin for SerDes, Lane 0 to Lane 3. It can be left open if not used.
AMUX1
E3
I/O
Analog test pin for SerDes, Lane 4 to Lane 7. It can be left open if not used.
ATEST
K9
I/O
Analog test pin for DAC, references and PLL. It can be left open if not used.
Positive LVPECL clock input for DAC core with Vcm = 0.5V. It can be PLL reference clock or
DACCLKP
A10
I
external DAC sampling rate clock. If not used, DACCLK is self-biased with 100mV differential
at Vcm = 0.5V.
DACCLKN
A9
I
Complementary LVPECL clock input for DAC core. (see the DACCLKP description)
Used as external reference input when internal reference is disabled through config27
extref_ena = ‘1’. Used as internal reference output when config27 extref_ena = ‘0’ (default).
EXTIO
F10
I/O
Requires a 0.1
μF decoupling capacitor to analog GND when used as reference output. It can
be left open if not used.
A12, F12, G12,
M12, A11, B11,
C11, D11, E11,
F11, G11, H11,
J11, K11, L11,
M11, C8, D8, E8,
F8, G8, H8, J8,
GND
I
These pins are ground for all supplies.
E7, F7, G7, H7,
E6, F6, G6, H6,
A5, B5, E5, F5,
G5, H5, A4, B4,
M4, B3, C3, L3,
B2, C2, D2, E2,
H2, J2, K2, L2
IFORCE
C5
I/O
Analog test pin for on chip parametric. It can be left open if not used.
IOUTAP
B12
O
A-Channel DAC current output. Must be tied to GND if not used.
IOUTAN
C12
O
A-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTBP
E12
O
B-Channel DAC current output. Must be tied to GND if not used.
IOUTBN
D12
O
B-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTCP
H12
O
C-Channel DAC current output. Must be tied to GND if not used.
IOUTCN
J12
O
C-Channel DAC complementary current output. Must be tied to GND if not used.
IOUTDP
L12
O
D-Channel DAC current output. Must be tied to GND if not used.
IOUTDN
K12
O
D-Channel DAC complementary current output. Must tied to GND if not used.
LPF
C9
I/O
External PLL loop filter connection. It can be left open if not used.
Full-scale output current bias. Change the full-scale output current through coarse_dac(3:0).
RBIAS
G10
O
Expected to be 1.92k
Ω to GND.
Active low input for chip RESET, which resets all the programming registers to their default
RESETB
K8
I
state. Internal pull-up. It can be left open if not used.
CML SerDes interface lane 0 input, positive, expected to be AC coupled. It can be left open if
RX0P
G1
I
not used.
CML SerDes interface lane 0 input, negative, expected to be AC coupled. It can be left open if
RX0N
H1
I
not used.
CML SerDes interface lane 1 input, positive, expected to be AC coupled. It can be left open if
RX1P
K1
I
not used.
CML SerDes interface lane 1 input, negative, expected to be AC coupled. It can be left open if
RX1N
J1
I
not used.
CML SerDes interface lane 2 input, positive, expected to be AC coupled. It can be left open if
RX2P
L1
I
not used.
CML SerDes interface lane 2 input, negative, expected to be AC coupled. It can be left open if
RX2N
M1
I
not used.
CML SerDes interface lane 3 input, positive, expected to be AC coupled. It can be left open if
RX3P
M3
I
not used.
4
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: DAC39J82


Similar Part No. - DAC39J82

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DAC39J82 TI1-DAC39J82 Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82IAAV TI1-DAC39J82IAAV Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82IAAVR TI1-DAC39J82IAAVR Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82 TI1-DAC39J82_16 Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
More results

Similar Description - DAC39J82

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
MPC5606E NXP-MPC5606E Datasheet
1Mb / 68P
   16-bit resolution, cascadeable counters
Rev. 3, 11/2019
logo
Analog Devices
ADDAC71 AD-ADDAC71_15 Datasheet
1Mb / 5P
   HIGH RESOLUTION 16 BIT D/A CONVERTERS
ADDAC72 AD-ADDAC72_15 Datasheet
1Mb / 5P
   HIGH RESOLUTION 16 BIT D/A CONVERTERS
ADADC71 AD-ADADC71_15 Datasheet
286Kb / 12P
   Complete, High Resolution 16-Bit A/D Converter
REV. C
ADADC71 AD-ADADC71 Datasheet
647Kb / 8P
   Complete, High Resolution 16-Bit A/D Converters
REV. A
logo
Texas Instruments
DAC56U TI1-DAC56U Datasheet
124Kb / 6P
[Old version datasheet]   Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
logo
Burr-Brown (TI)
DAC1600 BURR-BROWN-DAC1600 Datasheet
250Kb / 6P
   MONOLITHIC 16 BIT RESOLUTION DIGITAL - TO - ANALOG CONVERTER
logo
Analog Devices
AD2S1210-10 AD-AD2S1210-10 Datasheet
544Kb / 37P
   Variable Resolution, 10-Bit to 16-Bit R/D Converter
logo
Burr-Brown (TI)
DAC56 BURR-BROWN-DAC56 Datasheet
165Kb / 5P
   Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
logo
List of Unclassifed Man...
ZSSC3036 ETC2-ZSSC3036 Datasheet
1Mb / 49P
   Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com