Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

8600V Datasheet(PDF) 4 Page - Lattice Semiconductor

Part # 8600V
Description  3.3V In-System Programmable SuperBIG??High Density PLD
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

8600V Datasheet(HTML) 4 Page - Lattice Semiconductor

  8600V Datasheet HTML 1Page - Lattice Semiconductor 8600V Datasheet HTML 2Page - Lattice Semiconductor 8600V Datasheet HTML 3Page - Lattice Semiconductor 8600V Datasheet HTML 4Page - Lattice Semiconductor 8600V Datasheet HTML 5Page - Lattice Semiconductor 8600V Datasheet HTML 6Page - Lattice Semiconductor 8600V Datasheet HTML 7Page - Lattice Semiconductor 8600V Datasheet HTML 8Page - Lattice Semiconductor 8600V Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
Specifications ispLSI 8600V
4
powered from 3.3V. The output drivers also provide
individually programmable edge rates and open drain
capability. A programmable pullup resistor is provided to
tie off unused inputs and a programmable bus-hold latch
is available to hold tristate outputs in their last valid state
until the bus is driven again by another device.
The ispLSI 8000V Family features 3.3V, non-volatile in-
system programmability for both the logic and the
interconnect structures, providing the means to develop
truly reconfigurable systems. Programming is achieved
through the industry standard IEEE 1149.1-compliant
Boundary Scan interface using the JTAG protocol. Bound-
ary Scan test is also supported through the same interface.
An enhanced, multiple cell security scheme is provided
that prevents reading of the JEDEC programming file
when secured. After the device has been secured using
this mechanism, the only way to clear the security is to
execute a bulk-erase instruction.
ispLSI 8600V Description
The ispLSI 8600V device has five Big Fast Megablocks
for a total of 5 x 120 = 600 macrocells.
Each Big Fast Megablock has a total of 24 I/O cells and
the Global Routing Plane has a total of 144 I/O cells. This
gives (5 x 24) + 144 = 264 I/Os for the full I/O version,
while the partial I/O version contains 72 BFM I/O + 120
Global I/O = 192 I/Os.
The total registers in the device is the sum of macrocells
plus I/O cells, 600 + 264 = 864 registers.
Embedded Tristate Bus
There is a 108-line embedded internal tristate bus as part
of the Global Routing Plane (GRP), enabling multiple
GLBs to drive the same tracks. This bus can be parti-
tioned into various bus widths such as twelve 9-line
buses, six 18-line buses or three 36-line buses. The
GLBs can dynamically share a subset of the Global
Routing Plane tracks. This feature eliminates the need to
convert tristate buses to wide multiplexers on the pro-
grammable device. Up to 18 macrocells per GLB can
participate in driving the embedded tristate bus. The
remaining two macrocells per GLB are used to generate
the internal tristate driver control signals on each data
byte (with parity). The embedded tristate bus can also be
configured as an extension of an external tristate bus
using the bidirectional capability of the I/O cells con-
nected to the Global Routing Plane. The Global Routing
Plane I/Os 0-8 and 15-23 from each group (I/OGx as
defined in the I/O Pin Location Table) can connect to the
internal tristate bus as well as the unidirectional/non-
tristate global routing channels. I/Os 9-14 connect only to
the global routing channel.
The embedded tristate bus has internal bus hold and
arbitration features in order to make the function more
“user friendly”. The bus hold feature keeps the internal
bus at the previously driven logic state when the bus is
not driven to eliminate bus float. The bus arbitration is
performed on a “first come, first served” priority. In other
words, once a logic block drives the bus, other logic
blocks cannot drive the bus until the first releases the bus.
This arbitration feature prevents internal bus contention
when there is an overlap between two bus enable sig-
nals. Typically, it takes about 3ns to resolve one bus
signal coming off the bus to another bus signal driving the
bus. The arbitration feature, combined with the predict-
ability of the CPLD, makes the embedded tristate bus the
most practical for real world bus implementation.
ispLSI 8000V Family Description (Continued)


Similar Part No. - 8600V

ManufacturerPart #DatasheetDescription
logo
ITT Industries
8600 ITT-8600 Datasheet
194Kb / 3P
   Microminiature Pushbutton Switches
logo
Filtran LTD
8600 FILTRAN-8600 Datasheet
176Kb / 2P
   Chokes Data Communication Circuits
logo
C&K Components
8600 CK-COMPONENTS-8600 Datasheet
183Kb / 3P
   Microminiature Pushbutton Switches
logo
List of Unclassifed Man...
8600 ETC2-8600 Datasheet
320Kb / 1P
   HOLE PLUGS and BUSHINGS
8600 ETC2-8600 Datasheet
5Mb / 7P
   Voltage range up to 500 V
More results

Similar Description - 8600V

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
81080V LATTICE-81080V Datasheet
333Kb / 26P
   3.3V In-System Programmable SuperBIG??High Density PLD
8840 LATTICE-8840 Datasheet
304Kb / 23P
   In-System Programmable SuperBIG??High Density PLD
2032VE LATTICE-2032VE Datasheet
179Kb / 14P
   3.3V In-System Programmable High Density SuperFAST??PLD
2064VE LATTICE-2064VE Datasheet
200Kb / 15P
   3.3V In-System Programmable High Density SuperFAST??PLD
2192VE LATTICE-2192VE Datasheet
144Kb / 15P
   3.3V In-System Programmable SuperFAST??High Density PLD
5384VA LATTICE-5384VA Datasheet
350Kb / 28P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
ISPLSI2128VE LATTICE-ISPLSI2128VE_04 Datasheet
200Kb / 20P
   3.3V In-System Programmable SuperFAST??High Density PLD
ISPLSI5384VE-125LB272 LATTICE-ISPLSI5384VE-125LB272 Datasheet
242Kb / 22P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
ISPLSI5256VE LATTICE-ISPLSI5256VE Datasheet
246Kb / 24P
   In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5128VE LATTICE-ISPLSI5128VE Datasheet
211Kb / 21P
   In-System Programmable 3.3V SuperWIDE High Density PLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com