Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M13S128324A-2M Datasheet(PDF) 8 Page - Elite Semiconductor Memory Technology Inc.

Part # M13S128324A-2M
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESMT [Elite Semiconductor Memory Technology Inc.]
Direct Link  http://www.esmt.com.tw/index.asp
Logo ESMT - Elite Semiconductor Memory Technology Inc.

M13S128324A-2M Datasheet(HTML) 8 Page - Elite Semiconductor Memory Technology Inc.

Back Button M13S128324A-2M Datasheet HTML 4Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 5Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 6Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 7Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 8Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 9Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 10Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 11Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 12Page - Elite Semiconductor Memory Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
ESMT
M13S128324A (2M)
Elite Semiconductor Memory Technology Inc.
Publication Date : Aug. 2011
Revision : 1.3
8/48
AC Operation Conditions & Timing Specifications
AC Operation Conditions
Parameter
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC)
VREF + 0.31
V
Input Low (Logic 0) Voltage, DQ, DQS and DM signals
VIL(AC)
VREF - 0.31
V
Input Differential Voltage, CLK and CLK inputs
VID(AC)
0.7
VDDQ+0.6
V
1
Input Crossing Point Voltage, CLK and CLK inputs
VIX(AC)
0.5*VDDQ-0.2
0.5*VDDQ+0.2
V
2
Notes:
1. VID is the magnitude of the difference between the input level on CLK and the input on CLK .
2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the
same.
AC Overshoot / Undershoot Specification
Value
Parameter
Pin
-3.6/ -4/ -5 / -6
Unit
Address, Control
1.5
V
Maximum peak amplitude allowed for overshoot
Data, Strobe, Mask
1.2
V
Address, Control
1.5
V
Maximum peak amplitude allowed for undershoot
Data, Strobe, Mask
1.2
V
Address, Control
4.5
V-ns
Maximum overshoot area above VDD
Data, Strobe, Mask
2.4
V-ns
Address, Control
4.5
V-ns
Maximum undershoot area below VSS
Data, Strobe, Mask
2.4
V-ns


Similar Part No. - M13S128324A-2M

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-3.6BG ESMT-M13S128324A-3.6BG Datasheet
866Kb / 49P
   1M x 32 Bit x 4 Banks Double Data Rate SDRAM
M13S128324A-3.6BG ESMT-M13S128324A-3.6BG Datasheet
955Kb / 50P
   1M x 32 Bit x 4 Banks Double Data Rate SDRAM
M13S128324A-4BG ESMT-M13S128324A-4BG Datasheet
866Kb / 49P
   1M x 32 Bit x 4 Banks Double Data Rate SDRAM
M13S128324A-4BG ESMT-M13S128324A-4BG Datasheet
955Kb / 50P
   1M x 32 Bit x 4 Banks Double Data Rate SDRAM
M13S128324A-4LG ESMT-M13S128324A-4LG Datasheet
866Kb / 49P
   1M x 32 Bit x 4 Banks Double Data Rate SDRAM
More results

Similar Description - M13S128324A-2M

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com