M14D1G1664A-2D datasheet(5/64 Pages) ESMT

Part #	M14D1G1664A-2D

Description	Internal pipelined double-data-rate architecture; two data access per clock cycle

Download	64 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

5 / 64 page

ESMT

M14D1G1664A (2D)

Elite Semiconductor Memory Technology Inc.

Publication Date : Aug. 2013

Revision : 1.3

5/64

Operation Temperature Condition

Parameter

Symbol

Value

Unit

Operation temperature

TC

0 ~ +95

C

°

Note: 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.

2. Supporting 0 to +85℃ with full AC and DC specifications.

Supporting 0 to + 85℃ and being able to extend to + 95 ℃ with doubling auto-refresh commands in frequency to a

32ms period ( tREFI = 3.9

μ s ) and higher temperature Self-Refresh entry via A7 “1” on EMRS(2).

DC Operation Condition & Specifications

DC Operation Condition

(Recommended DC operating conditions)

Parameter

Symbol

Min.

Typ.

Max.

Unit

Note

Supply voltage

VDD

1.7

1.8

1.9

V

4,9

Supply voltage for DLL

VDDL

1.7

1.8

1.9

V

4,9

Supply voltage for output

VDDQ

1.7

1.8

1.9

V

4,9

Input reference voltage

VREF

0.49 x VDDQ

0.5 x VDDQ

0.51 x VDDQ

V

1,2,9

Termination voltage (system)

VTT

VREF - 0.04

VREF

VREF + 0.04

V

3,9

Input logic high voltage

VIH (DC)

VREF + 0.125

-

VDDQ + 0.3

V

Input logic low voltage

VIL (DC)

-0.3

-

VREF - 0.125

V

(All voltages referenced to VSS)

Parameter

Symbol

Value

Unit

Note

Output minimum source DC current ( VDDQ(min); VOUT

=1.42V )

I OH

-13.4

mA

5, 7, 8

Output minimum sink DC current ( VDDQ(min); VOUT =

0.28V )

I OL

+13.4

mA

6, 7, 8

Note:

1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of

VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.

2. Peak to peak AC noise on VREF may not exceed ±2% VREF(DC).

3. VTT of transmitting device must track VREF of receiving device.

4. VDDQ and VDDL track VDD. AC parameters are measured with VDD, VDDQ and VDDL tied together.

5. (VOUT-VDDQ) / IOH must be less than 21 ohm for values of VOUT between VDDQ and VDDQ - 280 mV.

6. VOUT / IOL must be less than 21 ohm for values of VOUT between 0V and 280 mV.

7. The DC value of VREF applied to the receiving device is expected to be set to VTT.

8. After OCD calibration to 18Ω at TC = 25℃, VDD = VDDQ = 1.8V.

9. There is no specific device VDD supply voltage requirement for SSTL_18 compliance. However, under all conditions

VDDQ must be less than or equal to VDD.

Similar Part No. - M14D1G1664A-2D

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M14D1G1664A-2S	707Kb / 65P	Internal pipelined double-data-rate architecture; two data access per clock cycle

More results

Similar Description - M14D1G1664A-2D

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M14D1G1664A-2S	707Kb / 65P	Internal pipelined double-data-rate architecture; two data access per clock cycle
	M14D2561616A-2E	1Mb / 61P	Internal pipelined double-data-rate architecture; two data access per clock cycle
	M14D128168A	786Kb / 59P	Internal pipelined double-data-rate architecture; two data access per clock cycle
	M14D5121632A-2K	753Kb / 64P	Internal pipelined double-data-rate architecture; two data access per clock cycle
	M14D128168A-2M	1,023Kb / 59P	Internal pipelined double-data-rate architecture; two data access per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle

More results

M14D1G1664A-2D Datasheet(PDF) 5 Page - Elite Semiconductor Memory Technology Inc.

M14D1G1664A-2D Datasheet(HTML) 5 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M14D1G1664A-2D

Similar Description - M14D1G1664A-2D

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL