Electronic Components Datasheet Search
  English  ▼


ICS8745BI-21 Datasheet(PDF) 10 Page - Integrated Device Technology

Part # ICS8745BI-21
Description  Output frequency range
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8745BI-21 Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button ICS8745BI-21 Datasheet HTML 6Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 7Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 8Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 9Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 10Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 11Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 12Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 13Page - Integrated Device Technology ICS8745BI-21 Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 21 page
background image
ICS8745BMI-21 REVISION D JULY 28, 2010
©2010 Integrated Device Technology, Inc.
ICS8745BI-21 Data Sheet
Applications Information
Power Supply Filtering Technique
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. To achieve optimum jitter performance,
power supply isolation is required. The ICS8745BI-21 provides
separate power supplies to isolate any high switching noise from the
outputs to the internal PLL. VDD, VDDA and VDDO should be
individually connected to the power supply plane through vias, and
0.01µF bypass capacitors should be used for each pin. Figure 1
illustrates this for a generic VDD pin and also shows that VDDA
requires that an additional 10
Ω resistor along with a 10µF bypass
capacitor be connected to the VDDA pin.
Figure 1. Power Supply Filtering
Wiring the Differential Input to Accept Single-Ended Levels
Figure 2 shows how a differential input can be wired to accept single
ended levels. The reference voltage VREF = VDD/2 is generated by
the bias resistors R1 and R2. The bypass capacitor (C1) is used to
help filter noise on the DC bias. This bias circuit should be located as
close to the input pin as possible. The ratio of R1 and R2 might need
to be adjusted to position the VREF in the center of the input voltage
swing. For example, if the input clock swing is 2.5V and VDD = 3.3V,
R1 and R2 value should be adjusted to set VREF at 1.25V. The values
below are for when both the single ended swing and VDD are at the
same voltage. This configuration requires that the sum of the output
impedance of the driver (Ro) and the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination at
the input will attenuate the signal in half. This can be done in one of
two ways. First, R3 and R4 in parallel should equal the transmission
line impedance. For most 50
Ω applications, R3 and R4 can be 100Ω.
The values of the resistors can be increased to reduce the loading for
slower and weaker LVCMOS driver. When using single-ended
signaling, the noise rejection benefits of differential signaling are
reduced. Even though the differential input can handle full rail
LVCMOS signaling, it is recommended that the amplitude be
reduced. The datasheet specifies a lower differential amplitude,
however this only applies to differential signals. For single-ended
applications, the swing can be larger, however VIL cannot be less
than -0.3V and VIH cannot be more than VDD + 0.3V. Though some
of the recommended components might not be used, the pads
should be placed in the layout. They can be utilized for debugging
purposes. The datasheet specifications are characterized and
guaranteed by using a differential signal.
Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Similar Part No. - ICS8745BI-21

ManufacturerPart #DatasheetDescription
Integrated Device Techn...
ICS8745BI IDT-ICS8745BI Datasheet
814Kb / 20P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
Renesas Technology Corp
ICS8745BI RENESAS-ICS8745BI Datasheet
880Kb / 21P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
More results

Similar Description - ICS8745BI-21

ManufacturerPart #DatasheetDescription
Integrated Device Techn...
ICS87004I IDT-ICS87004I Datasheet
765Kb / 15P
   Output frequency range
ICS8714008I IDT-ICS8714008I Datasheet
461Kb / 34P
   Output frequency range
8705I IDT-8705I Datasheet
276Kb / 18P
   Output frequency range
86004 IDT-86004 Datasheet
219Kb / 13P
   Output frequency range
87002-02 IDT-87002-02 Datasheet
312Kb / 16P
   Output frequency range
ICS8714004I IDT-ICS8714004I Datasheet
443Kb / 31P
   Output frequency range
Analog Devices
HMC1161 AD-HMC1161 Datasheet
327Kb / 12P
   Dual output frequency range
HMC1165 AD-HMC1165 Datasheet
375Kb / 12P
   Dual output frequency range
Kyocera Kinseki Corpota...
TCXO-170 KSS-TCXO-170 Datasheet
137Kb / 1P
   Output 50廓 Wide frequency range
Integrated Device Techn...
XUH IDT-XUH Datasheet
255Kb / 12P
   Frequency range
More results

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com