 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ICS87004I Datasheet(PDF) 3 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
ICS87004I Datasheet(HTML) 3 Page - Integrated Device Technology |
|
|
3 / 15 page  ICS87004AGI REVISION D JANUARY 4, 2010 3 ©2009 Integrated Device Technology, Inc. ICS87004I Data Sheet 1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR Function Tables Table 3A. PLL Enable Function Table Inputs Outputs PLL_SEL = 1 PLL Enable Mode SEL3 SEL2 SEL1 SEL0 Reference Frequency Range (MHz) Q[0:3] 0000 125 - 250 ÷1 0001 62.5 - 125 ÷1 0010 31.25 - 62.5 ÷1 0011 15.625 - 31.25 ÷1 0100 125 - 250 ÷2 0101 62.5 - 125 ÷2 0110 31.25 - 62.5 ÷2 0111 125 - 250 ÷4 1000 62.5 - 125 ÷4 1001 125 - 250 ÷8 1010 62.5 - 125 x2 1011 31.25 - 62.5 x2 1100 15.625 - 31.25 x2 1101 31.25 - 62.5 x4 1110 15.625 - 31.25 x4 1111 15.625 - 31.25 x8 |
Similar Part No. - ICS87004I |
|
Similar Description - ICS87004I |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
