1

2

3

4

8

7

6

5

EN

PG

VIN

VIN

VOUT

GND

FB

GND

TPS82085

www.ti.com

SLVSCN4B – OCTOBER 2014 – REVISED AUGUST 2015

5 Pin Configuration and Functions

µSiL Package

(Top View)

Pin Functions

PIN

I/O

DESCRIPTION

NAME

NO.

Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an

EN

1

I

internal pull-down resistor of typically 400 k

Ω when the device is disabled.

Power good open drain output pin. A pull-up resistor can be connected to any voltage less

PG

2

O

than 6V. Leave it open if it is not used.

VIN

3,4

PWR

Input voltage pin.

GND

5,6

Ground pin.

Feedback reference pin. An external resistor divider connected to this pin programs the

FB

7

I

output voltage.

VOUT

8

PWR

Output voltage pin.

Exposed

The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve

Thermal Pad

appropriate power dissipation and mechanical reliability.

Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TPS82085