Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADS58J63 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # ADS58J63
Description  ADS58J63 Quad-Channel, 14-Bit, 500-MSPS Telecom Receiver Device
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS58J63 Datasheet(HTML) 11 Page - Texas Instruments

Back Button ADS58J63 Datasheet HTML 7Page - Texas Instruments ADS58J63 Datasheet HTML 8Page - Texas Instruments ADS58J63 Datasheet HTML 9Page - Texas Instruments ADS58J63 Datasheet HTML 10Page - Texas Instruments ADS58J63 Datasheet HTML 11Page - Texas Instruments ADS58J63 Datasheet HTML 12Page - Texas Instruments ADS58J63 Datasheet HTML 13Page - Texas Instruments ADS58J63 Datasheet HTML 14Page - Texas Instruments ADS58J63 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 87 page
background image
CLKINM
Data Latency: 77 Clock Cycles
N
TPD
CLKINP
DAP/M
DBP/M
DCP/M
DDP/M
SAMPLE N
SAMPLE N+1
SAMPLE N-1
D
20
D
1
D
20
SAMPLE
N+1
N+2
ADS58J63
www.ti.com
SBAS717A – JUNE 2015 – REVISED JUNE 2015
6.8 Timing Characteristics
Typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = 85°C, ADC sampling rate = 500
MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and –1-dBFS differential input,
unless otherwise noted.
MIN
TYP
MAX
UNITS
SAMPLE TIMING CHARACTERISTICS
Aperture delay
0.75
1.6
ns
Aperture delay matching between two channels on the same device
±70
ps
Aperture delay matching between two devices at the same temperature and supply voltage
±270
ps
Aperture jitter
135
fS rms
Wake-up time to valid data after coming out of global power-down
150
µs
Input
Data Latency(1)
ADC sample to digital output
77
Clock
Cycles
Input
OVR Latency
ADC sample to OVR bit
44
Clock
Cycles
Input clock rising edge cross-over to output clock rising edge
tPDI
Clock propagation delay
4
ns
cross-over
tSU_SYSREF
Setup time for SYSREF, referenced to input clock rising edge
300
900
ps
tH_SYSREF
Hold time for SYSREF, referenced to input clock rising edge
100
ps
JESD OUTPUT INTERFACE TIMING CHARACTERISTICS
Unit interval
100
400
ps
Serial output data rate
2.5
10
Gbps
Total jitter for BER of 1E-15 and lane rate = 10 Gbps
26
ps
Random jitter for BER of 1E-15 and lane rate = 10 Gbps
0.75
ps rms
Deterministic jitter for BER of 1E-15 and lane rate = 10 Gbps
12
ps, pk-pk
Data rise time, data fall time: rise and fall times measured from 20% to 80%, differential output
tR, tF
35
ps
waveform, 2.5 Gbps
≤ bit rate ≤ 10 Gbps
(1)
Overall ADC Latency = Data Latency + tPDI
Figure 1. Latency Timing Diagram
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: ADS58J63


Similar Part No. - ADS58J63

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADS58J63 TI1-ADS58J63 Datasheet
5Mb / 84P
[Old version datasheet]   Quad-Channel, 14-Bit, 500-MSPS Telecom Receiver Device
ADS58J63IRMPR TI1-ADS58J63IRMPR Datasheet
5Mb / 84P
[Old version datasheet]   Quad-Channel, 14-Bit, 500-MSPS Telecom Receiver Device
ADS58J63IRMPT TI1-ADS58J63IRMPT Datasheet
5Mb / 84P
[Old version datasheet]   Quad-Channel, 14-Bit, 500-MSPS Telecom Receiver Device
More results

Similar Description - ADS58J63

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADS58J63 TI1-ADS58J63 Datasheet
5Mb / 84P
[Old version datasheet]   Quad-Channel, 14-Bit, 500-MSPS Telecom Receiver Device
ADS58J64 TI1-ADS58J64 Datasheet
7Mb / 81P
[Old version datasheet]   Quad-Channel, 14-Bit, 1-GSPS Telecom Receiver Device
ADS58J64 TI1-ADS58J64_V01 Datasheet
8Mb / 84P
[Old version datasheet]   ADS58J64 Quad-Channel, 14-Bit, 1-GSPS Telecom Receiver Device
ADS54J54 TI1-ADS54J54 Datasheet
2Mb / 66P
[Old version datasheet]   Quad Channel 14-Bit 500 MSPS ADC
ADS58J89 TI-ADS58J89_15 Datasheet
2Mb / 77P
[Old version datasheet]   ADS58J89 Quad Channel 14-Bit 250/500 MSPS Receiver and Feedback IC
ADC32RF82 TI1-ADC32RF82 Datasheet
7Mb / 151P
[Old version datasheet]   Dual-Channel, 2457.6-MSPS Telecom Receiver and Feedback Device
ADS54J66 TI1-ADS54J66 Datasheet
5Mb / 82P
[Old version datasheet]   Quad-Channel, 14-Bit, 500-MSPS ADC with Integrated DDC
logo
Analog Devices
AD9784 AD-AD9784_15 Datasheet
1Mb / 52P
   14-Bit, 200 MSPS/500 MSPS TxDAC
Rev. PrC
AD9694 AD-AD9694 Datasheet
2Mb / 101P
   14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter
AD9694S-CSL AD-AD9694S-CSL Datasheet
525Kb / 16P
   14-Bit, 500 MSPS, JESD204B, Quad Analog-to-Digital Converter
Rev. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com