Electronic Components Datasheet Search |
|
TLV320ADC3101-Q1 Datasheet(PDF) 2 Page - Texas Instruments |
|
TLV320ADC3101-Q1 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 86 page DINL DINR DVDD DVSS IOVDD AVDD AVSS MCLK SCL SDA RESET MICBIAS2 MICBIAS1 TLV320ADC3101-Q1 SLAS816B – MARCH 2012 – REVISED AUGUST 2012 www.ti.com DESCRIPTION (CONTINUED) A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. SIMPLIFIED BLOCK DIAGRAM Figure 1. TLV320ADC3101-Q1 Block Diagram 2 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Links :TLV320ADC3101-Q1 |
Similar Part No. - TLV320ADC3101-Q1_15 |
|
Similar Description - TLV320ADC3101-Q1_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |