Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X9409WV24Z-2.7 Datasheet(PDF) 9 Page - Intersil Corporation

Part # X9409WV24Z-2.7
Description  Low Noise/Low Power/2-Wire BusQuad Digitally Controlled Potentiometers (XDCP)
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X9409WV24Z-2.7 Datasheet(HTML) 9 Page - Intersil Corporation

Back Button X9409WV24Z-2.7 Datasheet HTML 5Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 6Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 7Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 8Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 9Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 10Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 11Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 12Page - Intersil Corporation X9409WV24Z-2.7 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
X9409
9
FN8192.6
September 3, 2015
Submit Document Feedback
The next 4 bits of the slave address are the device address. The
physical device address is defined by the state of the A0 through
A3 inputs. The X9409 compares the serial data stream with the
address input state; a successful compare of all four address bits
is required for the X9409 to respond with an acknowledge. The
A0 through A3 inputs can be actively driven by CMOS input
signals or tied to VCC or VSS.
Acknowledge Polling
The disabling of the inputs, during the internal nonvolatile write
operation, can be used to take advantage of the typical
nonvolatile write cycle time. Once the stop condition is issued to
indicate the end of the nonvolatile write command the X9409
initiates the internal write cycle. ACK polling can be initiated
immediately. This involves issuing the start condition followed by
the device slave address. If the X9409 is still busy with the write
operation no ACK will be returned. If the X9409 has completed
the write operation an ACK will be returned and the master can
then proceed with the next operation.
Instruction Structure
The next byte sent to the X9409 contains the instruction and
register pointer information. The format is shown in Figure 6.
The four high order bits define the instruction. The next 2 bits (R1
and R0) select one of the four registers that is to be acted upon
when a register oriented instruction is issued. The last bits (P1,
P0) select, which one of the four potentiometers is to be affected
by the instruction.
Four of the nine instructions end with the transmission of the
instruction byte. The basic sequence is illustrated in Figure 7.
These two-byte instructions exchange data between the Wiper
Counter Register and one of the data registers. A transfer from a
Data Register to a Wiper Counter Register is essentially a write to
a static RAM.
The response of the wiper to this action will be delayed tWRL. A
transfer from the Wiper Counter Register (current wiper position),
to a Data Register is a write to nonvolatile memory and takes a
minimum of tWR to complete. The transfer can occur between
one of the four potentiometers and one of its associated
registers; or it may occur globally, wherein the transfer occurs
between all of the potentiometers and one of their associated
registers.
Four instructions require a three-byte sequence to complete.
These instructions transfer data between the host and the
X9409; either between the host and one of the data registers or
directly between the host and the Wiper Counter Register. These
instructions are: Read Wiper Counter Register (read the current
wiper position of the selected pot), Write Wiper Counter Register
(change current wiper position of the selected pot), Read Data
Register (read the contents of the selected nonvolatile register)
and Write Data Register (write a new value to the selected Data
Register). The sequence of operations is shown in Table 1.
The Increment/Decrement command is different from the other
commands. Once the command is issued and the X9409 has
responded with an acknowledge, the master can clock the
selected wiper up and/or down in one segment steps; thereby,
providing a fine tuning capability to the host. For each SCL clock
pulse (tHIGH) while SDA is HIGH, the selected wiper will move one
resistor segment towards the VH/RH terminal. Similarly, for each
SCL clock pulse while SDA is LOW, the selected wiper will move
one resistor segment towards the VL/RL terminal. A detailed
illustration of the sequence and timing for this operation are
shown in Figures 9 and 10 respectively.
FIGURE 5. ACK POLLING SEQUENCE
NONVOLATILE WRITE
COMMAND COMPLETED
ENTER ACK POLLING
ISSUE
START
ISSUE SLAVE
ADDRESS
ACK
RETURNED?
FURTHER
OPERATION?
ISSUE
INSTRUCTION
ISSUE STOP
NO
YES
YES
PROCEED
ISSUE STOP
NO
PROCEED
FIGURE 6. INSTRUCTION BYTE FORMAT
I1
I2
I3
I0
R1
R0
P1
P0
POT SELECT
REGISTER
SELECT
INSTRUCTIONS


Similar Part No. - X9409WV24Z-2.7

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X9409WV24Z-2.7 INTERSIL-X9409WV24Z-2.7 Datasheet
357Kb / 20P
   Low Noise/Low Power/2-Wire Bus
X9409WV24Z-2.7 INTERSIL-X9409WV24Z-2.7 Datasheet
356Kb / 20P
   Quad Digitally Controlled Potentiometers
logo
Renesas Technology Corp
X9409WV24Z-2.7 RENESAS-X9409WV24Z-2.7 Datasheet
788Kb / 19P
   Low Noise/Low Power/2-Wire Bus Quad Digitally Controlled Potentiometers (XDCP)
More results

Similar Description - X9409WV24Z-2.7

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X9409 RENESAS-X9409 Datasheet
788Kb / 19P
   Low Noise/Low Power/2-Wire Bus Quad Digitally Controlled Potentiometers (XDCP)
X9418 RENESAS-X9418 Datasheet
827Kb / 20P
   Low Noise/Low Power/2-Wire Bus Dual Digitally Controlled Potentiometers (XDCP??
X9408 RENESAS-X9408 Datasheet
814Kb / 20P
   Low Noise/Low Power/2-Wire Bus Quad Digitally Controlled (XDCP?? Potentiometers
ISL90841 RENESAS-ISL90841 Datasheet
1Mb / 12P
   Quad Digitally Controlled Potentiometers (XDCP?? Low Noise, Low Power I2C
X9400 RENESAS-X9400 Datasheet
819Kb / 20P
   Low Noise/Low Power/SPI Bus Quad Digitally Controlled Potentiometers (XDCP??
X9429 RENESAS-X9429 Datasheet
835Kb / 21P
   Low Noise/Low Power/2-Wire Bus Single Digitally Controlled Potentiometer (XDCP??
ISL22346 RENESAS-ISL22346 Datasheet
954Kb / 16P
   Quad Digitally Controlled Potentiometers (XDCP?? Low Noise, Low Power I2C??Bus, 128 Taps
ISL22326 RENESAS-ISL22326 Datasheet
972Kb / 17P
   Dual Digitally Controlled Potentiometers (XDCP?? Low Noise, Low Power, I2C??Bus, 128 Taps
X9250 RENESAS-X9250 Datasheet
822Kb / 20P
   Low Noise/Low Power/SPI Bus/256 Taps Quad Digitally Controlled Potentiometers (XDCP??
X9269 RENESAS-X9269 Datasheet
923Kb / 24P
   Single Supply/Low Power/256-Tap/2-Wire Bus Dual Digitally-Controlled (XDCP?? Potentiometers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com