 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLV320AIC3107 Datasheet(PDF) 8 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TLV320AIC3107 Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 100 page  TLV320AIC3107 SLOS545D – NOVEMBER 2008 – REVISED DECEMBER 2014 www.ti.com 8.6 Electrical Characteristics At 25°C, AVDD_DAC = 3.3 V, DRVDD = 3.3 V, SPVDD = 5 V, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48-kHz, 16-bit audio data (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT AUDIO ADC Input signal level (0 dB) Single-ended input 0.707 VRMS Signal-to-noise ratio, A- Fs = 48 ksps, 0 dB PGA gain, Inputs ac-shorted to ground 80 92 dB weighted(1) (2) Fs = 48 ksps, 0 dB PGA gain, Dynamic range (2) 91 dB –60 dB full-scale input signal Fs = 48 ksps, 0 dB PGA gain, THD Total harmonic distortion –88 –70 dB –2dB full-scale 1kHz input signal 217 Hz signal applied to DRVDD 49 Power supply rejection ratio dB 1 kHz signal applied to DRVDD 46 Fs = 48 ksps, 0 dB PGA gain, Gain error 0.84 dB –2dB full-scale 1kHz input signal 1 kHz, -2dB full-scale signal, MIC3L to MIC3R -86 Input channel separation 1 kHz, -2dB full-scale signal, MIC2L to MIC2R -98 dB 1 kHz, -2dB full-scale signal, MIC1L to MIC1R -75 ADC programmable gain 1-kHz input tone 59.5 dB amplifier maximum gain ADC programmable gain 0.5 dB amplifier step size LINE1L inputs routed to single ADC 20 Input mix attenuation = 0 dB LINE1L inputs routed to single ADC, 80 input mix attenuation = 12 dB Input resistance k Ω LINE2L inputs routed to single ADC 20 Input mix attenuation = 0 dB LINE2L inputs routed to single ADC, 80 input mix attenuation = 12 dB Input level control minimum 0 dB attenuation setting Input level control maximum 12 dB attenuation setting Input signal level Differential Input 1.414 VRMS Signal-to-noise ratio, A- Fs = 48 ksps, 0 dB PGA gain, Inputs ac-shorted to 92 dB weighted(1) (2) ground, Differential Mode Fs = 48 ksps, 0 dB PGA gain, –2dB Full-scale 1kHz input THD Total harmonic distortion –91 dB signal, Differential Mode ANALOG PASS THROUGH MODE LINE1L to LEFT_LOP 330 LINE1R to RIGHT_LOP 330 Input to output switch Ω resistance, (rDS(on)) SWINP to SWOUTP 1 SWINM to SWOUTM 1 ADC DIGITAL DECIMATION FILTER, Fs = 48 kHz Filter gain from 0 to 0.39 Fs ±0.1 dB Filter gain at 0.4125 Fs –0.25 dB Filter gain at 0.45 Fs –3 dB Filter gain at 0.5 Fs –17.5 dB Filter gain from 0.55 Fs to 64 Fs –75 dB Filter group delay 17/Fs s (1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer. (2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. 8 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TLV320AIC3107 |
Similar Part No. - TLV320AIC3107_15 |
|
Similar Description - TLV320AIC3107_15 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
