1

2

A

B

C

D

SW

VIN

EN

GND

VOS

VSEL

CTRL

LOAD

TPS62748

www.ti.com

SLVSD37A – SEPTEMBER 2015 – REVISED OCTOBER 2015

6 Device Comparison Table

PACKAGE

OUTPUT CURRENT

PART NUMBER

OUTPUT VOLTAGE SETTINGS

[mA]

MARKING

–40°C to 85°C

TPS62748

1.2 V and 1.8 V (VSEL)

300 mA

TPS748

7 Pin Configuration and Functions

YFP Package

8-Pin DSBGA

Top View

Pin Functions TPS62748

PIN

I/O

DESCRIPTION

NAME

NO

VIN

A2

PWR

suppression. A ceramic capacitor of 4.7 µF is required.

SW

A1

OUT

The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.

GND

B2

PWR

GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.

VOS

C2

IN

Feedback pin for the internal feedback divider network and regulation loop. An internal load switch is

connected between VOUT pin and LOAD pin. Connect this pin directly to the output capacitor with a short

VSEL

C1

IN

dynamically changed during operation.

EN

B1

IN

High level enables the devices, low level turns the device into shutdown mode. The pin must be

terminated.

CTRL

D1

IN

This pin controls the load switch between VOS and LOAD. With CTRL = low, the LOAD switch is disabled.

This pin must be terminated.

LOAD

D2

OUT

Output terminal of the internal load switch. With CTRL = high, the internal load switch connects VOS to the

LOAD pin. This pin is pulled to GND with the CTRL = low. If not used, leave the pin open.

Table 1. Output Voltage Setting TPS62748

Device

VSEL

1.2

0

TPS62748

1.8

1

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TPS62748