SDA

SCL

S

P

STO

LM48560

SNAS513F – AUGUST 2011 – REVISED NOVEMBER 2015

www.ti.com

(1)(2)

PARAMETER

TEST CONDITIONS

UNIT

Attack time

0.83

ms

Release time

0.5

s

Boost converter switching

2

MHz

frequency

Boost converter current limit

1.5

A

Logic high input threshold

SHDN

1.4

V

Logic low input threshold

SHDN

0.5

V

Input leakage current

SHDN

0.1

0.2

μA

6.5 I

(1) (2)

PARAMETER

TEST CONDITIONS

UNIT

Logic Input High Threshold

SDA, SCL

1.1

V

Logic Input Low Threshold

SDA, SCL

0.5

V

SCL Frequency

400

kHz

SCL Period

2.5

μs

SDA Setup Time

250

ns

SDA Stable Time

250

ns

Start Condition Time

250

ns

Stop Condition Time

250

ns

(1)

All voltages are measured with respect to the ground pin, unless otherwise specified.

(2)

The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as

otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and

are not ensured.

(3)

product characterization and are not ensured.

(4)

Charge device model, applicable std. JESD22-C101-C.

Figure 2. Start and Stop Diagram

6

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated

Product Folder Links: LM48560