Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AN921 Datasheet(PDF) 11 Page - Silicon Laboratories

Part # AN921
Description  Configurable Logic Unit
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

AN921 Datasheet(HTML) 11 Page - Silicon Laboratories

Back Button AN921 Datasheet HTML 7Page - Silicon Laboratories AN921 Datasheet HTML 8Page - Silicon Laboratories AN921 Datasheet HTML 9Page - Silicon Laboratories AN921 Datasheet HTML 10Page - Silicon Laboratories AN921 Datasheet HTML 11Page - Silicon Laboratories AN921 Datasheet HTML 12Page - Silicon Laboratories AN921 Datasheet HTML 13Page - Silicon Laboratories AN921 Datasheet HTML 14Page - Silicon Laboratories AN921 Datasheet HTML 15Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
5.2 Manchester Encoder
In this section, we will demonstrate how to use the CLUs and SPI to combine SPI data and clock signals into a single Manchester-
encoded signal with little CPU intervention.
5.2.1 Manchester Encoder Implementation
The implementation of the Manchester encoder will encode the SPI output into a Manchester-encoded signal. The SPI module signals
for SCK and MOSI are sent to the GPIOs via the priority crossbar decoder, and the CLUs will take these 2 pins as inputs to encode into
Manchester code. The block diagram of the encoder logic is shown below:
SPI
CLU0
CLU1
Priority
Crossbar
Decoder
MOSI
SCK
MOSI
D
Q
SCK
SYSCLK
D
Q
Manchester
MXB
MXA
X1
MXB
MXA
Figure 5.2. Manchester Encoder Block Diagram
The timing diagram of the Manchester encoded signal and the original SPI clock and MOSI data are shown below:
MOSI
Manchester
X1
1
SCK
SYSCLK
A
0
B
Figure 5.3. Timing Diagram of Manchester Encoder
The implementation is based on SPI configured with low idle state (CKPOL = 0) and data centered on the first edge (CKPHA = 0), the
rising edge in the implementation. The implementation generates a Manchester code where the bit boundary is aligned with the rising
edge of SCK delayed by a half SYSCLK cycle.
In the implementation, CLU0 is used to generate a data bit representation of MOSI that is valid between the rising edges of SCK (X1,
event A). X1 is then XORed with the SCK in CLU0 to generate the Manchester coded signal. If the LUT output of CLU0 was used for
the Manchester code, there would be glitches because the inputs of the XOR gate, SCK, and X1 transition on the same edge. Hence,
this output is clocked by the inverted SYSCLK to avoid glitches. Due to the synchronous design of the SPI block, we know that the
rising edge of SCK will be aligned to the rising edge of SYSCLK. Hence, we can avoid glitches by using the falling edge of SYSCLK to
clock the XOR output (event B).
AN921: Configurable Logic Unit
Manchester Encoder/Decoder
silabs.com | Smart. Connected. Energy-friendly.
Rev. 0.1 | 10


Similar Part No. - AN921

ManufacturerPart #DatasheetDescription
logo
ZF Friedrichshafen AG
AN920031 ZFSWITCHES-AN920031 Datasheet
397Kb / 2P
   Thin, programmable, non-contact magnetic position sensors capable of continuous rotation with dual outputs
logo
Cherry Semiconductor Co...
AN920032 CHERRY-AN920032 Datasheet
281Kb / 2P
   WIRED VERSION AN8 Series
logo
ZF Friedrichshafen AG
AN920032 ZFSWITCHES-AN920032 Datasheet
397Kb / 2P
   Thin, programmable, non-contact magnetic position sensors capable of continuous rotation with dual outputs
AN920035 ZFSWITCHES-AN920035 Datasheet
397Kb / 2P
   Thin, programmable, non-contact magnetic position sensors capable of continuous rotation with dual outputs
AN920036 ZFSWITCHES-AN920036 Datasheet
397Kb / 2P
   Thin, programmable, non-contact magnetic position sensors capable of continuous rotation with dual outputs
More results

Similar Description - AN921

ManufacturerPart #DatasheetDescription
logo
Xilinx, Inc
XC3S100E XILINX-XC3S100E_06 Datasheet
4Mb / 231P
   Configurable Logic Block (CLB)
logo
NXP Semiconductors
74F382 PHILIPS-74F382 Datasheet
121Kb / 12P
   Arithmetic Logic Unit
1990 Jul 12
74F181 PHILIPS-74F181 Datasheet
82Kb / 9P
   Arithmetic logic unit
March 3, 1989
74F381 PHILIPS-74F381 Datasheet
82Kb / 7P
   Arithmetic Logic Unit
1989 Mar 01
logo
ON Semiconductor
NC7SZ57 ONSEMI-NC7SZ57 Datasheet
628Kb / 15P
   UHS Universal Configurable Two-Input Logic Gates
Sep 2011 Rev. 1.0.4
NC7SP57 ONSEMI-NC7SP57_V01 Datasheet
262Kb / 13P
   TinyLogic ULP-A Universal Configurable Logic Gates
February, 2021 ??Rev. 1
NC7SV57 ONSEMI-NC7SV57_V01 Datasheet
376Kb / 13P
   TinyLogic ULP-A Universal Configurable Logic Gates
August, 2021 ??Rev. 3
logo
NXP Semiconductors
74HC181 PHILIPS-74HC181 Datasheet
165Kb / 20P
   4-bit arithmetic logic unit
1998 Jun 10
logo
Fairchild Semiconductor
74F181 FAIRCHILD-74F181 Datasheet
81Kb / 9P
   4-Bit Arithmetic Logic Unit
74F382 FAIRCHILD-74F382 Datasheet
78Kb / 8P
   4-Bit Arithmetic Logic Unit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com