SN54HC594, SN74HC594

www.ti.com

SCLS040G – DECEMBER 1982 – REVISED MARCH 2015

6.8 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

SN74HC594

SN74HC594

–55°C to 125°C

–40°C to 85°C

–40°C to 125°C

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

2 V

5

3.3

4

4

Clock frequency

4.5 V

25

17

20

20

MHz

6 V

29

20

24

24

2 V

100

150

125

130

SRCLK or RCLK high or low

4.5 V

20

30

25

27

6 V

17

25

21

23

Pulse

ns

duration

2 V

100

150

125

130

SRCLR or RCLR low

4.5 V

20

30

25

27

6 V

17

25

21

23

2 V

90

135

110

115

SER before SRCLK

↑

4.5 V

18

27

22

24

6 V

15

23

19

21

ns

2 V

90

135

110

115

SRCLK

4.5 V

18

27

22

24

6 V

15

23

19

21

2 V

50

75

63

68

Setup time

SRCLR low before RCLK

↑

4.5 V

10

15

13

15

before CLK

↑

6 V

9

13

11

13

2 V

20

20

20

20

SRCLR high (inactive) before

4.5 V

10

10

10

10

ns

SRCLK

↑

6 V

10

10

10

10

2 V

5

5

5

5

RCLR high (inactive) before

4.5 V

5

5

5

5

SRCLK

↑

6 V

5

5

5

5

2 V

5

5

5

5

Hold time, SER after SRCLK

↑

4.5 V

5

5

5

5

ns

6 V

5

5

5

5

(1)

Product Preview

(2)

This setup time ensures that the output register receives stable data from the shift-register outputs. The clocks may be tied together, in

which case the output register is one clock pulse behind the shift register.

6.9 Operating Characteristics

PARAMETER

TEST CONDITIONS

TYP

UNIT

Power dissipation capacitance

No load

395

pF

Copyright © 1982–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

SN74HC594