SLE 66C321PE

Preliminary - Short Product Information

7 / 8

02.04

General Description

The SLE66C321PE is one member of the improved 66PE-series of Infineon Technologies and the successor of the

SLE66C322P. This high performance security controller is manufactured in advanced 0.22 µm CMOS technology. It is

downward compatible to existing 66P controller derivatives. The well known ECO2000 8/16 bit CPU provides the high

efficiency of the SAB 8051 instruction set extended by additional powerful instructions together with enhanced

performance, memory sizes and security features compared to existing 66P derivatives.

Performance: The internal clock frequency can be adjusted to a level up to 33 MHz either as a multiple of 1,2,3,4 to the

external frequency or independent of the clock rate of the terminal with the help of the internal clock. It is adjustable

according to either available power requirements or required performance:

•

Increased internal clock frequency for maximum performance, e.g. for high performance with max. frequency in

payment applications.

•

Automatically adjusted frequency for a max. given power consumption, e.g. by GSM or UMTS requirements.

Memory: The SLE66C321PE offers 96 Kbytes of User-ROM, 256 byte internal RAM, 2304 byte XRAM and 32 Kbytes

MicroSlim-EEPROM, to fulfill the requirements of mainly standard GSM an SDA payment applications. The large ROM

size allows to place applications in the ROM-mask and to keep the E²PROM free for customer data. In addition it saves

mask development costs, as one mask may be used for different customer projects.

The enhanced Memory Management and Protection Unit allows a secure separation of the operating system and

different applications. It allows to separate the memories in application orientated segments, which can be controlled by

the OS. Furthermore, the MMU makes a secure downloading of applications possible even after personalization of a

card. These new features suit the requirements of the next generation of multi application operating systems.

EEPROM

32 Kbyte

XRAM

2 Kbyte

ROM

96 Kbyte

16-Bit CPU with

MMU

&

ECO 2000

Instruction Set

Voltage

Clock

Reset

Sleep Mode Logic

Sensors/Filters

Voltage Regulator

Address-/Data Bus

two

16-bit

Timer

Interrupt

CRC

UART

Clock

generated

Random

Number

Generator

Figure 2: Block Diagram SLE 66C321PE

The new platform is designed to address up to 16Mbyte. However this feature is only available upon request and will

clearly require a change in the existing tool environment.

In addition, new instructions have been implemented in the design for an efficient direct access of physical memory

>64KByte up to16 MByte.

New