Host generated

A

A

S

0

ADDR[6:0]

CMD [7:0]

Sr

1

ADDR[6:0]

A

DATA [7:0]

A

DATA [7:0]

P

N

. . .

(d) incremental read

A

A

S

0

ADDR[6:0]

CMD [7:0]

Sr

1

ADDR[6:0]

A

DATA [7:0]

P

N

(c) 1- byte read

A

A

S

A

0

P

ADDR[6:0]

CMD [7:0]

DATA [7:0]

(a) 1-byte write

(b) quick read

S

1

ADDR[6:0]

A

DATA [7:0]

P

N

Gauge generated

. . .

A

A

S

A

0

P

ADDR[6:0]

CMD[7:0]

DATA [7:0]

DATA [7:0]

A

A

(e) incremental write

(S = Start , Sr = Repeated Start , A = Acknowledge , N = No Acknowledge , and P = Stop).

10

bq27426

SLUSC91C – OCTOBER 2015 – REVISED FEBRUARY 2016

www.ti.com

Product Folder Links: bq27426

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

Feature Description (continued)

7.3.1 Communications

write functions. The 7-bit device address (ADDR) is the most significant 7 bits of the hex address and is fixed as

The quick read returns data at the address indicated by the address pointer. The address pointer, a register

consecutive command locations (such as two-byte commands that require two bytes of data).

The following command sequences are not supported:

Figure 7. Attempt To Write a Read-only Address (Nack After Data Sent By Master)

Figure 8. Attempt To Read an Address Above 0x6B (Nack Command):

the lines, releasing them frees them for the master to drive the lines. If an external condition is holding either of