OUT

NC

IN

GND

EN

1

2

3

5

4

3

TLV70018-Q1, TLV70012-Q1

www.ti.com

SLVSB67B – NOVEMBER 2011 – REVISED JANUARY 2016

Product Folder Links: TLV70018-Q1 TLV70012-Q1

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

5 Pin Configuration and Functions

DDC Package

5-Pin SOT

Top View

(1)

See Input and Output Capacitor Requirements section for more details.

Pin Functions

PIN

DESCRIPTION

NO.

NAME

1

IN

Input pin. A small 1-

μF ceramic capacitor is recommended from this pin to ground to assure stability and good

2

GND

Ground pin

3

EN

Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown

mode and reduces operating current to 1

μA, nominal.

4

NC

No connection. This pin can be tied to ground to improve thermal dissipation.

5

OUT

Regulated output voltage pin. A small 1-