Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS46TR16128B Datasheet(PDF) 7 Page - Integrated Silicon Solution, Inc

Part # IS46TR16128B
Description  Programmable CAS Latency
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS46TR16128B Datasheet(HTML) 7 Page - Integrated Silicon Solution, Inc

Back Button IS46TR16128B Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS46TR16128B Datasheet HTML 11Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 88 page
background image
IS43/46TR16128B, IS43/46TR16128BL,
IS43/46TR82560B, IS43/46TR82560BL
Integrated Silicon Solution, Inc.
– www.issi.com –
7
Rev. B
08/25/2014
2.2 RESET and Initialization Procedure
2.2.1 Power-up Initialization Sequence
The following sequence is required for POWER UP and Initialization.
1. Apply power (RESET# is recommended to be maintained below 0.2 x VDD; all other inputs may be undefined).
RESET# needs to be maintained for minimum 200 us with stable power. CKE is pulled “Low” anytime before
RESET# being de-asserted (min. time 10 ns). The power voltage ramp time between 300mV to VDD(min) must be
no greater than 200 ms; and during the ramp, VDD > VDDQ and (VDD - VDDQ) < 0.3 volts.
VDD and VDDQ are driven from a single power converter output, AND
The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD
on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to
0.95 V max once power ramp is finished, AND
Vref tracks VDDQ/2.
OR
Apply VDD without any slope reversal before or at the same time as VDDQ.
Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD
on one side and must be larger than or equal to VSSQ and VSS on the other side.
2. After RESET# is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will
start internal state initialization; this will be done independently of external clocks.
3. Clocks (CK, CK#) need to be started and stabilized for at least 10 ns or 5 tCK (which is larger) before CKE goes
active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also, a NOP or
Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE is
registered “High” after Reset, CKE needs to be continuously registered “High” until the initialization sequence is
finished, including expiration of tDLLK and tZQinit.
4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is asserted. Further,
the SDRAM keeps its on-die termination in high impedance state after RESET# deassertion until CKE is registered
HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is
registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled
in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the
power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
5. After CKE is being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS
command to load mode register. (tXPR=max (tXS ; 5 x tCK)
6.
Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide “Low” to
BA0 and BA2, “High” to BA1.)
7. Issue MRS Command to load MR3 with all application settings.
(To issue MRS command for MR3, provide “Low” to
BA2, “High” to BA0 and BA1.)
8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command,
provide "Low" to A0, "High" to BA0 and "Low" to BA1
– BA2).


Similar Part No. - IS46TR16128B

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS46TR16128A-125KBLA1 ISSI-IS46TR16128A-125KBLA1 Datasheet
3Mb / 81P
   256Mx8, 128Mx16 2Gb DDR3 SDRAM
IS46TR16128A-125KBLA2 ISSI-IS46TR16128A-125KBLA2 Datasheet
3Mb / 81P
   256Mx8, 128Mx16 2Gb DDR3 SDRAM
IS46TR16128A-15HBLA1 ISSI-IS46TR16128A-15HBLA1 Datasheet
3Mb / 81P
   256Mx8, 128Mx16 2Gb DDR3 SDRAM
IS46TR16128A-15HBLA2 ISSI-IS46TR16128A-15HBLA2 Datasheet
3Mb / 81P
   256Mx8, 128Mx16 2Gb DDR3 SDRAM
IS46TR16128A-187FBLA1 ISSI-IS46TR16128A-187FBLA1 Datasheet
3Mb / 81P
   256Mx8, 128Mx16 2Gb DDR3 SDRAM
More results

Similar Description - IS46TR16128B

ManufacturerPart #DatasheetDescription
logo
Eorex Corporation
EM484M3244VBE EOREX-EM484M3244VBE Datasheet
1Mb / 18P
   Programmable CAS Latency
EM484M1644VTD EOREX-EM484M1644VTD Datasheet
1Mb / 18P
   Programmable CAS Latency
EM44CM0884LBA EOREX-EM44CM0884LBA Datasheet
778Kb / 28P
   Programmable CAS Latency
EM48BM1684LBC EOREX-EM48BM1684LBC Datasheet
1Mb / 20P
   Programmable CAS Latency
logo
Integrated Silicon Solu...
IS43TR16512A ISSI-IS43TR16512A Datasheet
2Mb / 80P
   Programmable CAS Latency
IS43TR16128C ISSI-IS43TR16128C Datasheet
3Mb / 88P
   Programmable CAS Latency
IS43TR16640B ISSI-IS43TR16640B Datasheet
3Mb / 88P
   Programmable CAS Latency
logo
Eorex Corporation
EM47FM0888SBA EOREX-EM47FM0888SBA Datasheet
2Mb / 39P
   Posted CAS by programmable additive latency
EM47EM1688SBC EOREX-EM47EM1688SBC Datasheet
3Mb / 37P
   CAS Write Latency
EM47EM1688MBB EOREX-EM47EM1688MBB Datasheet
3Mb / 38P
   CAS Write Latency
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com