Electronic Components Datasheet Search |
|
AD9684BBPZRL7-500 Datasheet(PDF) 11 Page - Analog Devices |
|
AD9684BBPZRL7-500 Datasheet(HTML) 11 Page - Analog Devices |
11 / 64 page Product Overview Online Documentation Design Resources Discussion Sample & Buy Data Sheet AD9684 Rev. 0 | Page 11 of 64 CLK+ DCO± (DATA CLOCK OUTPUT) 0° PHASE ADJUST DCO± (DATA CLOCK OUTPUT) 180° PHASE ADJUST SYNC+ APERTURE DELAY N N + x N + 36 N + 37 N + 38 VIN±x CLK– SYNC– tCLK tDCO tPD SYNCHRONOUS LOW TO HIGH TRANSITIONS OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET CHANNEL A D12±/D13± CHANNEL A D0±/D1± CONVERTERS SAMPLE [N] S[N – y] (ODD BITS) S[N] (ODD BITS) S[N – x] (EVEN BITS) S[N] (EVEN BITS) S[N + 1] (ODD BITS) S[N + 1] (EVEN BITS) S[N + 2] (EVEN BITS) STATUS STATUS STATUS STATUS STATUS STATUS STATUS STATUS STATUS– STATUS+ (OVERRANGE/STAUS BIT) CONVERTERS SAMPLE [N] CONVERTERS SAMPLE [N + 1] CONVERTERS SAMPLE [N + 1] CONVERTERS SAMPLE [N + 2] S[N – 1] (ODD BITS) tSKEWF tSKEWR STATUS BIT SELECTED BY REGISTER 0x559, BITS[2:0] IN THE REGISTER MAP CONSTANT LATENCY = X CLK CYCLES Figure 6. Channel Multiplexed (Even/Odd) Mode—One Converter, ≤14-Bit Data |
Similar Part No. - AD9684BBPZRL7-500 |
|
Similar Description - AD9684BBPZRL7-500 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |