Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADC12DS080 Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part # ADC12DS080
Description  80 MSPS A/D Converter
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12DS080 Datasheet(HTML) 10 Page - Texas Instruments

Back Button ADC12DS080 Datasheet HTML 6Page - Texas Instruments ADC12DS080 Datasheet HTML 7Page - Texas Instruments ADC12DS080 Datasheet HTML 8Page - Texas Instruments ADC12DS080 Datasheet HTML 9Page - Texas Instruments ADC12DS080 Datasheet HTML 10Page - Texas Instruments ADC12DS080 Datasheet HTML 11Page - Texas Instruments ADC12DS080 Datasheet HTML 12Page - Texas Instruments ADC12DS080 Datasheet HTML 13Page - Texas Instruments ADC12DS080 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
ADC12DS080
SNAS443A – MARCH 2008 – REVISED MARCH 2013
www.ti.com
Serial Control Interface Timing and AC Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = VDR = +3.0V, Internal VREF =
+1.2V, fCLK = 80 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Timing measurements are taken at 50%
of the signal amplitude. Boldface limits apply for TMIN ≤ TA ≤ TMAX. All other limits apply for TA = 25°C
(1) (2)
Units
Parameter
Test Conditions
Typical(3)
Limits
(Limits)
fSCLK
Serial Clock Frequency
fSCLK = fCLK/10
8
MHz (max)
40
% (min)
tPH
SCLK Pulse Width - High
% of SCLK Period
60
% (max)
40
% (min)
tPL
SCLK Pulse Width - Low
% of SCLK Period
60
% (max)
tSU
SDI Setup Time
5
ns (min)
tH
SDI Hold Time
5
ns (min)
tODZ
SDO Driven-to-Tri-State Time
40
50
ns (max)
tOZD
SDO Tri-State-to-Driven Time
15
20
ns (max)
tOD
SDO Output Delay Time
15
20
ns (max)
tCSS
SCSb Setup Time
5
10
ns (min)
tCSH
SCSb Hold Time
5
10
ns (min)
Minimum time SCSb must be deasserted
Cycles of
tIAG
Inter-Access Gap
3
between accesses
SCLK
(1)
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described
in the Operating Ratings section. See Figure 2.
(2)
With a full scale differential input of 2VP-P , the 12-bit LSB is 488 µV.
(3)
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not ensured.
LVDS Electrical Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = VDR = +3.0V, Internal VREF =
+1.2V, fCLK = 80 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Timing measurements are taken at 50%
of the signal amplitude. Boldface limits apply for TMIN ≤ TA ≤ TMAX. All other limits apply for TA = 25°C
(1) (2)
Units
Parameter
Test Conditions
Typical(3)
Limits
(Limits)
LVDS DC CHARACTERISTICS
Output Differential Voltage
250
mV (min)
VOD
RL = 100Ω
350
(SDO+) - (SDO-)
450
mV (max)
delta
Output Differential Voltage Unbalance
RL = 100Ω
±25
mV (max)
VOD
1.125
V (min)
VOS
Offset Voltage
RL = 100Ω
1.25
1.375
V (max)
delta VOS Offset Voltage Unbalance
RL = 100Ω
±25
mV (max)
IOS
Output Short Circuit Current
DO = 0V, VIN = 1.1V,
-10
mA (max)
LVDS OUTPUT TIMING AND SWITCHING CHARACTERISTICS
tDP
Output Data Bit Period
Dual-Lane Mode
2.08
ns
Output Data Edge to Output Clock Edge
tHO
Dual-Lane Mode
990
550
ps (min)
Hold Time(4)
Output Data Edge to Output Clock Edge
tSUO
Dual-Lane Mode
1100
600
ps (min)
Set-Up Time(4)
tFP
Frame Period
Dual-Lane Mode
25
ns
(1)
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described
in the Operating Ratings section. See Figure 2.
(2)
With a full scale differential input of 2VP-P , the 12-bit LSB is 488 µV.
(3)
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not ensured.
(4)
This parameter is ensured by design and/or characterization and is not tested in production.
10
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC12DS080


Similar Part No. - ADC12DS080

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
ADC12DS105 NSC-ADC12DS105 Datasheet
499Kb / 26P
   Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
logo
Texas Instruments
ADC12DS105 TI1-ADC12DS105 Datasheet
1Mb / 35P
[Old version datasheet]   105 MSPS A/D Converter
logo
National Semiconductor ...
ADC12DS105CISQ NSC-ADC12DS105CISQ Datasheet
499Kb / 26P
   Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
logo
Texas Instruments
ADC12DS105CISQ/NOPB TI1-ADC12DS105CISQ/NOPB Datasheet
1Mb / 35P
[Old version datasheet]   105 MSPS A/D Converter
ADC12DS105CISQE/NOPB TI1-ADC12DS105CISQE/NOPB Datasheet
1Mb / 35P
[Old version datasheet]   105 MSPS A/D Converter
More results

Similar Description - ADC12DS080

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADC12C080 TI1-ADC12C080 Datasheet
1Mb / 32P
[Old version datasheet]   65/80 MSPS A/D Converter
ADC14C080 TI1-ADC14C080_15 Datasheet
1Mb / 31P
[Old version datasheet]   65/80 MSPS A/D Converter
logo
Analog Devices
AD6645ASQZ-80 AD-AD6645ASQZ-80 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645 AD-AD6645_15 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD9432BSQZ-80 AD-AD9432BSQZ-80 Datasheet
504Kb / 20P
   12-Bit, 80 MSPS/105 MSPS A/D Converter
Rev. E
AD6645ASQ-105 AD-AD6645ASQ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASVZ-105 AD-AD6645ASVZ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASQZ-105 AD-AD6645ASQZ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASVZ-80 AD-AD6645ASVZ-80 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645 AD-AD6645 Datasheet
2Mb / 20P
   14-Bit, 80 MSPS A/D Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com