Electronic Components Datasheet Search |
|
SN65LV1021DBR Datasheet(PDF) 7 Page - Texas Instruments |
|
SN65LV1021DBR Datasheet(HTML) 7 Page - Texas Instruments |
7 / 22 page www.ti.com ABSOLUTE MAXIMUM RATINGS RECOMMENDED OPERATING CONDITIONS 2.4 * V ID 2 V ID 2 ELECTRICAL CHARACTERISTICS SN65LV1021 SN65LV1212 SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 over operating free-air temperature range (unless otherwise noted) (1) UNIT VCC to GND -0.3 V to 4 V LVTTL input voltage -0.3 V to (VCC + 0.3 V) LVTTL output voltage -0.3 V to (VCC + 0.3 V) LVDS receiver input voltage -0.3 V to 3.9 V LVDS driver output voltage -0.3 V to 3.9 V LVDS output short circuit duration Continuous Electrostatic discharge: HBM up to 6 kV MM up to 200 V Junction temperature 150°C Storage temperature -65°C to 150°C Lead temperature (soldering, 4 seconds) 260°C TA = 25°C Maximum package power dissipation 1.27 W Package derating 10.3 mW/°C above 25°C (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. MIN NOM MAX UNIT VCC(1) Supply voltage 3 3.3 3.6 V Receiver input voltage range 0 2.4 V VCM Receiver input common mode range V Supply noise voltage 100 mVP-P TA Operating free-air temperature -40 25 85 °C (1) By design, DVCC and AVCC are separated internally and does not matter what the difference is for XDVCC-AVCCX, as long as both are within 3 V to 3.6 V. over recommended operating supply and temperature ranges (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SERIALIZER LVCMOS/LVTTL DC SPECIFICATIONS (see Note (1)) VIH High-level input voltage 2 VCC V VIL Low-level input voltage GND 0.8 V VCL Input clamp voltage ICL = -18 mA -1.5 V IIN Input current (see Note (2)) VIN = 0 V or 3.6 V -200 ±100 200 µA DESERIALIZER LVCMOS/LVTTL DC SPECIFICATIONS (see Note (3)) VIH High-level input voltage 2 VCC V VIL Low-level input voltage GND 0.8 V VCL Input clamp voltage ICL = -18 mA -0.62 -1.5 V IIN Input current VIN = 0 V or 3.6 V -200 200 µA VOH High-level output voltage IOH = -5 mA 2.2 3 VCC V VOL Low-level output voltage IOL = 5 mA GND 0.25 0.5 V IOS Output short-circuit current VOUT = 0 V -15 -47 -85 mA (1) Apply to DIN0-DIN9, TCLK, PWRDN, TCLK_R/F, SYNC1, SYNC2, DEN (2) High IIN values are due to pull-up and pull-down resistors on the inputs. (3) Apply to input pins PWRDN, RCLK_R/F, REN, REFCLK; apply to output pins ROUTx, RCLK, LOCK 7 |
Similar Part No. - SN65LV1021DBR |
|
Similar Description - SN65LV1021DBR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |