Electronic Components Datasheet Search |
|
SN74LVC1G02DCKR Datasheet(PDF) 10 Page - Texas Instruments |
|
|
SN74LVC1G02DCKR Datasheet(HTML) 10 Page - Texas Instruments |
10 / 38 page SN74LVC1G02 SCES213X – APRIL 1999 – REVISED APRIL 2014 www.ti.com 9 Detailed Description 9.1 Overview The SN74LVC1G02 device contains one 2-input positive-NOR gate and performs the Boolean function Y = A + B or Y = A • B. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm. 9.2 Functional Block Diagram 9.3 Feature Description • Wide operating voltage range. – Operates from 1.65 V to 5.5 V. • Allows down voltage translation. • Inputs accept voltages to 5.5 V. • Ioff feature allows voltages on the inputs and outputs, when VCC is 0 V. 9.4 Device Functional Modes Function Table INPUTS OUTPUT Y A B H X L X H L L L H 10 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated Product Folder Links: SN74LVC1G02 |
Similar Part No. - SN74LVC1G02DCKR |
|
Similar Description - SN74LVC1G02DCKR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |