Electronic Components Datasheet Search |
|
TFP401APZPG4 Datasheet(PDF) 7 Page - Texas Instruments |
|
|
TFP401APZPG4 Datasheet(HTML) 7 Page - Texas Instruments |
7 / 32 page 7 TFP401, TFP401A www.ti.com SLDS120G – MARCH 2000 – REVISED MAY 2016 Product Folder Links: TFP401 TFP401A Submit Documentation Feedback Copyright © 2000–2016, Texas Instruments Incorporated (1) Digital inputs are labeled DI in I/O column of Terminal Functions table. (2) Digital outputs are labeled DO in I/O column of Terminal Functions table. 7.5 DC Digital I/O Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIH High-level digital input voltage(1) 2 DVDD V VIL Low-level digital input voltage(1) 0 0.8 V IOH High-level output drive current(2) ST = high, VOH = 2.4 V 5 10 14 mA ST = low, VOH = 2.4 V 3 6 9 IOL Low-level output drive current(2) ST = high, VOL = 0.8 V 10 13 19 mA ST = low, VOL = 0.8 V 5 7 11 IOZ Hi-Z output leakage current PD = low or PDO = low –1 1 μA (1) Specified as dc characteristic with no overshoot or undershoot (2) Alternating 2-pixel black/2-pixel white pattern. ST = high, STAG = high, QE[23:0] and QO[23:0] CL = 10 pF. (3) Analog inputs are open circuit (transmitter is disconnected from TFP401/401A). 7.6 DC Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VID Analog input differential voltage(1) 75 1200 mV VIC Analog input common-mode voltage(1) AVDD – 300 AVDD – 37 mV VI(OC) Open-circuit analog input voltage AVDD – 10 AVDD + 10 mV IDD(2PIX) Normal 2-pix/clock power supply current (2) ODCK = 82.5 MHz, 2-pix/clock 370 mA IPD Power-down current (3) PD = low 10 mA IPDO Output drive power-down current(3) PDO = low 35 mA (1) Specified as ac parameter to include sensitivity to overshoot, undershoot and reflection. (2) By characterization (3) tbit is 1/10 the pixel time, tpix (4) tpix is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to tpix in 1-pixel/clock mode or 2tpix when in 2-pixel/clock mode. (5) Measured differentially at 50% crossing using ODCK output clock as trigger (6) Rise and fall times measured as time between 20% and 80% of signal amplitude. (7) Data and control signals are QE[23:0], QO[23:0], DE, HSYNC, VSYNC. and CTL[3:1]. 7.7 AC Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VID(2) Differential input sensitivity(1) 150 1560 mVp-p tps Analog input intra-pair (+ to –) differential skew(2) 0.4 tbit (3) tccs Analog input inter-pair or channel-to-channel skew (2) 1 tpix (4) tijit Worst-case differential input clock jitter tolerance(2)(5) 50 ps tf1 Fall time of data and control signals(6)(7) ST = low, CL = 5 pF 2.4 ns ST = high, CL = 10 pF 1.9 tr1 Rise time of data and control signals(6)(7) ST = low, CL = 5 pF 2.4 ns ST = high, CL = 10 pF 1.9 tr2 Rise time of ODCK clock(6) ST = low, CL = 5 pF 2.4 ns ST = high, CL = 10 pF 1.9 tf2 Fall time of ODCK clock(6) ST = low, CL = 5 pF 2.4 ns ST = high, CL = 10 pF 1.9 |
Similar Part No. - TFP401APZPG4 |
|
Similar Description - TFP401APZPG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |