 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLK106RHBR Datasheet(PDF) 11 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TLK106RHBR Datasheet(HTML) 11 Page - Texas Instruments |
|
|
11 / 104 page  2.2 kW VCC PHYAD4 = 0 PHYAD3 = 0 PHYAD2 = 0 PHYAD1 = 1 PHYAD0 = 1 Copyright © 2016, Texas Instruments Incorporated 11 TLK105 TLK106 www.ti.com SLLSEB8C – AUGUST 2012 – REVISED APRIL 2016 Submit Documentation Feedback Product Folder Links: TLK105 TLK106 Hardware Configuration Copyright © 2012–2016, Texas Instruments Incorporated Auto-MDIX can be used in the forced 100Base-TX mode. Because in modern networks all the nodes are 100Base-TX, having the Auto-MDIX working in the forced 100Base-TX mode resolves the link faster without the need for the long Auto-Negotiation period. 3.6 MII Isolate Mode The TLK10x can be put into MII-Isolate mode by writing bit 10 of the BMCR register. When in the MII-Isolate mode, the TLK10x ignores packet data present at the TXD[3:0], TX_EN inputs, and presents a high impedance on the TX_CLK, RX_CLK, RX_DV, RX_ER, RXD[3:0], COL, and CRS outputs. When in isolate mode, the TLK10x continues to respond to all management transactions. When in isolate mode, the PMD output pair does not transmit packet data, but continues to source 100Base-TX scrambled idles or 10Base-T normal link pulses. The TLK10x can auto-negotiate or parallel detect on the receive signal at the PMD input pair. A valid link can be established for the receiver even when the TLK10x is in Isolate mode. 3.7 PHY Address The 5 PHY address inputs pins are shared with the RXD[3:0] pins and COL pin as shown in Table 3-3. Table 3-3. PHY Address Mapping PIN Number PHYAD FUNCTION RXD FUNCTION 29 PHYAD0 COL 30 PHYAD1 RXD_0 31 PHYAD2 RXD_1 32 PHYAD3 RXD_2 1 PHYAD4 RXD_3 Each TLK10x or port sharing an MDIO bus in a system must have a unique physical address. With 5 address input pins, the TLK10x can support PHY Address values 0 (<00000>) through 31 (<11111>). The address-pin states are latched into an internal register at device power-up and hardware reset. Because all the PHYAD[4:0] pins have weak internal pull-down/up resistors, the default setting for the PHY address is 00001 (0x01h). See Figure 3-3 for an example of a PHYAD connection to external components. In this example, the PHYAD configuration results in address 00011 (0x03h). Figure 3-3. Illustrative PHYAD Configuration Example |
Similar Part No. - TLK106RHBR |
|
Similar Description - TLK106RHBR |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
