Electronic Components Datasheet Search |
|
TLV5580 Datasheet(PDF) 9 Page - Texas Instruments |
|
|
TLV5580 Datasheet(HTML) 9 Page - Texas Instruments |
9 / 38 page TLV5580 8BIT, 80 MSPS LOW POWER A/D CONVERTER SLAS205B − DECEMBER 1998 − REVISED OCTOBER 2003 www.ti.com 9 ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS WITH FCLK = 80 MSPS AND USE OF EXTERNAL VOLTAGE REFERENCES (unless otherwise noted) (continued) TIMING REQUIREMENTS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fclk Maximum conversion rate 80 MHz fclk Minimum conversion rate 10 kHz td(o) Output delay time (see Figure 1) CL = 10 pF, See Notes 5 and 6 4.5 9 ns th(o) Output hold time CL = 2 pF, See Note 5 2 ns td(pipe) Pipeline delay (latency) See Note 6 4.5 4.5 4.5 CLK cycles td(a) Aperture delay time 3 ns tj(a) Aperture jitter See Note 5 1.5 ps, rms tdis Disable time, OE rising to Hi-Z See Note 5 5 8 ns ten Enable, OE falling to valid data 5 8 ns 5. Output timing td(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The digital output load is not higher than 10 pF. Output hold time th(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The digital output is load is not less than 2 pF. Aperture delay td(A) is measured from the 1.5 V level of the CLK input to the actual sampling instant. The OE signal is asynchronous. OE timing tdis is measured from the VIH(MIN) level of OE to the high-impedance state of the output data. The digital output load is not higher than 10 pF. OE timing ten is measured from the VIL(MAX) level of OE to the instant when the output data reaches VOH(min) or VOL(max) output levels. The digital output load is not higher than 10 pF. 6. The number of clock cycles between conversion initiation on an input sample and the corresponding output data being made available from the ADC pipeline. Once the data pipeline is full, new valid output data is provided on every clock cycle. In order to know when data is stable on the output pins, the output delay time td(o) (i.e., the delay time through the digital output buffers) needs to be added to the pipeline latency. Note that since the max. td(o) is more than 1/2 clock period at 80 MHz; data cannot be reliably clocked in on a rising edge of CLK at this speed. The falling edge should be used. D0−D7 N−4 N−3 N−2 N−1 N N+1 N N+1 N+2 N+3 N+4 N+5 tj(A) td(A) VIL (max) 1.5 V tw(CLKH) tw(CLKL) 1/fCLK th(o) 1.5 V td(o) tdis ten CLK OE 90% 10% VIH(min) td(pipe) VOH(min) VOL(max) VIL(max) VIH (min) Figure 1. Timing Diagram |
Similar Part No. - TLV5580 |
|
Similar Description - TLV5580 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |