Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72VL15BCI Datasheet(PDF) 6 Page - Integrated Device Technology

Part # IDT72VL15BCI
Description  3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72VL15BCI Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button IDT72VL15BCI Datasheet HTML 2Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 3Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 4Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 5Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 6Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 7Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 8Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 9Page - Integrated Device Technology IDT72VL15BCI Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 45 page
background image
6
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
PIN DESCRIPTION (TQFP & BGA PACKAGES)
NOTE:
1. Inputs should not change state after Master Reset.
Symbol
Name
I/O
Description
BE(1)
*Big-Endian/
I
During Master Reset, a LOW on
BE will select Big-Endian operation. A HIGH on BE during Master Reset will
Little-Endian
selectLittle-Endianformat.
D0–D17
Data Inputs
I
Data inputs for a 18- or 9-bit bus. When in 18-bit mode, D0–D17 are used. When in 9-bit mode, D0–D8 are used
and the unused inputs, D9–D17, should be tied LOW.
EF/OR
Empty Flag/
O
In the IDT Standard mode, the
EF function is selected. EF indicates whether or not the FIFO memory is empty.In
Output Ready
FWFT mode, the
OR function is selected. OR indicates whether or not there is valid data available at the outputs.
FF/IR
Full Flag/
O
In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is full. In the
Input Ready
FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for writing to the FIFO
memory.
FSEL0(1) Flag Select Bit 0
I
During Master Reset, this input along with FSEL1 and the
LD pin, will select the default offset values for the
programmable flags
PAE and PAF. There are up to eight possible settings available.
FSEL1(1) Flag Select Bit 1
I
During Master Reset, this input along with FSEL0 and the
LD pin will select the default offset values for the
programmable flags
PAE and PAF. There are up to eight possible settings available.
FWFT/SI First Word Fall
I
During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions
Through/Serial In
as a serial input for loading offset registers.
HF
Half-Full Flag
O
HF indicates whether the FIFO memory is more or less than half-full.
IP(1)
Interspersed Parity
I
During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed
Parity mode. Interspersed Parity control only has an effect during parallel programming of the offset registers. It
does not effect the data written to and read from the FIFO.
IW(1)
InputWidth
I
This pin selects the bus width of the write port. During Master Reset, when IW is LOW, the write port will be
configured with a x18 bus width. If IW is HIGH, the write port will be a x9 bus width.
LD
Load
I
This is a dual purpose pin. During Master Reset, the state of the
LDinput,alongwithFSEL0andFSEL1,determines
one of eight default offset values for the
PAEandPAFflags,alongwiththemethodbywhichtheseoffsetregisterscan
be programmed, parallel or serial (see Table 2). After Master Reset, this pin enables writing to and reading from the
offsetregisters.
MRS
Master Reset
I
MRSinitializesthereadandwritepointerstozeroandsetstheoutputregistertoallzeroes.DuringMasterReset,the
FIFO is configured for either FWFT or IDT Standard mode, Bus-Matching configurations, one of eight programmable
flagdefaultsettings,serialorparallelprogrammingoftheoffsetsettings,Big-Endian/Little-Endianformat,zerolatency
timing mode, interspersed parity, and synchronous versus asynchronous programmable flag timing modes.
OE
OutputEnable
I
OE controls the output impedance of Qn.
OW(1)
OutputWidth
I
This pin selects the bus width of the read port. During Master Reset, when OW is LOW, the read port willbeconfig-
ured with a x18 bus width. If OW is HIGH, the read port will be a x9 bus width.
PAE
Programmable
O
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset
Almost-EmptyFlag
register.
PAE goes HIGH if the number of words in the FIFO memory is greater than or equal to offset n.
PAF
Programmable
O
PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in the
Almost-FullFlag
Full Offset register.
PAF goes LOW if the number of free locations in the FIFO memory is less than or equal to m.
PFM(1)
Programmable
I
During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on PFM
Flag Mode
will select Synchronous Programmable flag timing mode.
PRS
PartialReset
I
PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset,
the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are
all retained.
Q0–Q17
DataOutputs
O
Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode, Q0–Q8 are
used, and the unused outputs, Q9-Q17 should not be connected. Outputs are not 5V tolerant regardless of the
stateof
OE.
REN
Read Enable
I
REN enables RCLK for reading data from the FIFO memory and offset registers.
RCLK/
Read Clock/
I
If Synchronous operation of the read port has been selected, when enabled by
REN, the rising edge of RCLK
RD
Read Strobe
reads data from the FIFO memory and offsets from the programmable registers. If
LD is LOW, the values loaded
into the offset registers is output on a rising edge of RCLK. If Asynchronous operation of the read port has been
selected, a rising edge on RD reads data from the FIFO in an Asynchronous manner.
REN should be tied LOW.
Asynchronous operation of the RCLK/RD input is only available in the BGA package.


Similar Part No. - IDT72VL15BCI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
IDT72V01 IDT-IDT72V01 Datasheet
149Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
IDT72V01 IDT-IDT72V01 Datasheet
301Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
logo
Renesas Technology Corp
IDT72V01 RENESAS-IDT72V01 Datasheet
288Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72V01L15J IDT-IDT72V01L15J Datasheet
149Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
More results

Similar Description - IDT72VL15BCI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V2103 IDT-IDT72V2103_14 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V2103 IDT-IDT72V2103 Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V295 IDT-IDT72V295_16 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
logo
Renesas Technology Corp
IDT72V223 RENESAS-IDT72V223 Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
logo
Integrated Device Techn...
IDT72V2101 IDT-IDT72V2101 Datasheet
242Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V2101 IDT-IDT72V2101_14 Datasheet
434Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V3640 IDT-IDT72V3640 Datasheet
567Kb / 36P
   3.3 VOLT HIGH-DENSITY SUPERSYNC??II 36-BIT FIFO
IDT72V7230 IDT-IDT72V7230 Datasheet
442Kb / 42P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II 72-BIT FIFO
IDT72V36100 IDT-IDT72V36100 Datasheet
470Kb / 48P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II??36-BIT FIFO
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com