 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TPS659127YFFR Datasheet(PDF) 7 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TPS659127YFFR Datasheet(HTML) 7 Page - Texas Instruments |
|
|
7 / 145 page  TPS659121, TPS659122 www.ti.com SWCS071B – AUGUST 2012 – REVISED APRIL 2015 Signal Descriptions for TPS65912x (continued) TERMINAL TYPE DESCRIPTION NAME ALT NAME NO. LOW DROPOUT REGULATORS VINLDO1210 J2 I Power input for LDO1, LDO2 and LDO10 VINLDO3 F8 I Power input for LDO3 VINLDO4 F1 I Power input for LDO4 VINLDO5 G8 I Power input for LDO5 VINLDO67 A2 I Power input for LDO6 and LDO7 VINLDO8 H8 I Power input for LDO8 VINLDO9 J8 I Power input for LDO9 LDOAO G3 O "LDO always on" internal supply; connect buffer capacitor VLDO1 J3 O LDO1 output VLDO2 H1 O LDO2 output VLDO3 F9 O LDO3 output VLDO4 G1 O LDO4 output VLDO5 G9 O LDO5 output VLDO6 A3 O LDO6 output VLDO7 A1 O LDO7 output VLDO8 H9 O LDO8 output VLDO9 J9 O LDO9 output VLDO10 J1 O LDO10 output STANDARD INTERFACE Digital input that defines whether SPI or I2C and GPIOs is available on DEF_SPI_I2C-GPIO E7 I pins C4, D4, E4, D5: 0=SPI; 1=I2C and GPIO1 and GPIO2 SCL_SCK SCK D5 I I2C SCL for DEF_SPI_I2C=1 or SPI SCK for DEF_SPI_I2C=0 I2C SDA for DEF_SPI_I2C=1 or SPI MASTER OUT SLAVE IN (MOSI) SDA_MOSI MOSI E4 I/O for DEF_SPI_I2C=0 GPIO1 for DEF_SPI_I2C=1 or SPI MASTER IN SLAVE OUT (MISO) GPIO1_MISO MISO D4 I/O for DEF_SPI_I2C=0 GPIO2 for DEF_SPI_I2C=1 or SPI CHIP ENABLE (CE) active HIGH GPIO2_ CE CE C4 I/O for DEF_SPI_I2C=0 ENABLE / VOLTAGE SCALING Enable pin or voltage scaling pin changing the output of a converter or EN1 / DCDC1_SEL(1) DCDC1_SEL E8 I a group of converters between 2 predefined values Enable pin or voltage scaling pin changing the output of a converter or EN2 / DCDC2_SEL(1) DCDC2_SEL D8 I a group of converters between 2 predefined values Enable pin or voltage scaling pin changing the output of a converter or EN3 / DCDC3_SEL(1) DCDC3_SEL C6 I a group of converters between 2 predefined values Enable pin or voltage scaling pin changing the output of a converter or EN4 / DCDC4_SEL(1) DCDC4_SEL C5 I a group of converters between 2 predefined values Power I2C for dynamic voltage scaling: clock pin or clock request SCL_AVS / CLK_REQ1(2) CLK_REQ1 E5 I signal1 used to enable and disable power resources Power I2C for dynamic voltage scaling; data pin or clock request SDA_AVS / CLK_REQ2 (2) CLK_REQ2 E6 I/O signal2 used to enable and disable power resources SLEEP / PWR_REQ(2) PWR_REQ G4 I SLEEP mode input or CLK request input nRESPWRON / VSUP_OUT G6 O Reset output or output of voltage monitor VSUP_OUT VCCS / VIN_MON VIN_MON G2 I Voltage sense for input voltage monitor; output on pin VSUP_OUT PWRHOLD_ON ON D6 I POWERHOLD or ON; enable input INT1 G5 O Interrupt output (1) DCDCx_SEL is selected by pulling pin CONFIG2 to GND; this also selects CLK_REQx and PWR_REQ as enable resources. (2) CLK-REQ1, CLK_REQ2 and PWR_REQ is selected by puling pin CONFIG2 to GND. Copyright © 2012–2015, Texas Instruments Incorporated Terminal Configuration and Functions 7 Submit Documentation Feedback Product Folder Links: TPS659121 TPS659122 |
Similar Part No. - TPS659127YFFR |
|
Similar Description - TPS659127YFFR |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
