3

2

4

5

DBV PACKAGE

(TOP VIEW)

1

IN

GND

EN

OUT

BYPASS

3

2

4

6

DBV PACKAGE

(TOP VIEW)

1

IN

EN

OUT

BYPASS

5

FB

Adjustable Option

Fixed Option

0

0.05

0.1

0.15

0.2

0.25

0.3

0.35

0.4

100

1 k

10 k

100 k

f − Frequency − Hz

TPS79133

OUTPUT SPECTRAL NOISE DENSITY

vs

FREQUENCY

60

50

30

20

10

100

1 k

10 k

70

90

100

100 k

1 M

10 M

40

80

f − Frequency − Hz

TPS79133

RIPPLE REJECTION

vs

FREQUENCY

GND

ABSOLUTE MAXIMUM RATINGS

(1)

TPS79101-EP, TPS79118-EP

TPS79133-EP, TPS79147-EP

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

over operating free-air temperature range (unless otherwise noted)

TPS79101, TPS79118,

TPS79133, TPS79147

–0.3 V to 6 V

Voltage range at EN

Voltage on OUT

–0.3 V to 6 V

Peak output current

Internally limited

ESD rating, HBM

2 kV

ESD rating, CDM

500 V

Continuous total power dissipation

See Dissipation Rating Table

All others

–40°C to 150°C

TPS79133MDBVTEP

–55°C to 125°C

All others

–40°C to 120°C

TPS79133MBVTEP

–55°C to 125°C

–65°C to 150°C

Low K

63.75°C/W

(3)

High K

63.75°C/W

Low K

256°C/W

(4)

High K

178.3°C/W

(1)

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating

conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

All voltage values are with respect to network ground terminal.

(3)

The JEDEC low-K (1s) board design used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top

of the board.

(4)

The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and

ground planes and 2-ounce copper traces on top and bottom of the board.

2

Submit Documentation Feedback

Copyright © 2003–2008, Texas Instruments Incorporated

Product Folder Link(s): TPS79101-EP TPS79118-EP TPS79133-EP TPS79147-EP