Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

66AK2G02 Datasheet(PDF) 1 Page - Texas Instruments

Part # 66AK2G02
Description  Multicore DSPARM KeyStone II System-on-Chip (SoC)
Download  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

66AK2G02 Datasheet(HTML) 1 Page - Texas Instruments

  66AK2G02_16 Datasheet HTML 1Page - Texas Instruments 66AK2G02_16 Datasheet HTML 2Page - Texas Instruments 66AK2G02_16 Datasheet HTML 3Page - Texas Instruments 66AK2G02_16 Datasheet HTML 4Page - Texas Instruments 66AK2G02_16 Datasheet HTML 5Page - Texas Instruments 66AK2G02_16 Datasheet HTML 6Page - Texas Instruments 66AK2G02_16 Datasheet HTML 7Page - Texas Instruments 66AK2G02_16 Datasheet HTML 8Page - Texas Instruments 66AK2G02_16 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 230 page
background image
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to
change without notice.
66AK2G02, 66AK2G01
SPRS932C – DECEMBER 2015 – REVISED NOVEMBER 2016
66AK2G0x Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
1
Device Overview
1
1.1
Features
1
• Processor Cores:
• ARM® Cortex®-A15 Microprocessor Unit (ARM
A15) Subsystem at up to 600 MHz
– Supports Full Implementation of ARMv7-A
Architecture Instruction Set
– Integrated SIMDv2 ( NEON™ Technology) and
VFPv4 (Vector Floating Point)
– 32KB of L1 Program Memory
– 32KB of L1 Data Memory
– 512KB of L2 Memory
– Error Correction Code (ECC) Protection for L1
Data Memory ECC for L2 Memory
– Parity Protection for L1 Program Memory
– Global Timebase Counter (GTC)
– 64-Bit Free-Running Counter That Provides
Timebase for ARM A15 Internal Timers
– Compliant to ARM V7 MPCore Architecture
for Generic Timers
• C66x Fixed- and Floating-Point VLIW DSP
Subsystem at up to 600 MHz
– Fully Object-Code Compatible With C67x+ and
C64x+ Cores
– 32KB of L1 Program Memory
– 32KB of L1 Data Memory
– 1024KB of L2 Configurable as L2 RAM or
Cache
– Error Detection for L1 Program Memory
– ECC for L1 Data Memory
– ECC for L2 Data Memory
• Industrial Subsystem:
• Up to Two Programmable Real-Time Unit and
Industrial Communication Subsystems (PRU-
ICSS), Each Supports:
– Two Programmable Real-Time Units (PRUs)
With Enhanced Multiplier and Accumulator,
Each PRU Supports:
– 16KB of Program Memory With ECC
– 8KB of Data Memory With ECC
– CRC32 and CRC16 Hardware Accelerator
– 20 × Enhanced GPIO
– Serial Capture Unit (SCU), Supporting Direct
Connection, 16-bit Parallel Capture, 28-bit
Shift, MII_RT, EnDat 2.2 Protocol and Sigma-
Delta Demodulation
– Scratch Pad and XFR Direct Connect
– 64KB of General-Purpose Memory With ECC
– One Ethernet MII_RT Module with Two MII
Ports Configurable for Connection With Each
PRU; Support Multiple Industrial Communication
Protocols
– Industrial Ethernet Peripheral (IEP) to Manage
and Generate Industrial Ethernet Functions
– Built-In Universal Asynchronous Receiver and
Transmitter (UART) 16550, With a Dedicated
192-MHz Clock to Support 12-Mbps
PROFIBUS®
– Built-In Industrial Ethernet 64-Bit Timer
– Built-In Enhanced Capture Module (eCAP)
• Memory Subsystem:
• Multicore Shared Memory Controller (MSMC) With
1024KB of Shared L2 RAM
– Provides High-Performance Interconnect to
Internal Shared SRAM and DDR EMIF for Both
ARM A15 and C66x Access
– Supports ARM I/O Coherency Where ARM A15
is Cache Coherent to Other System Masters
Accessing the MSMC-SRAM or DDR EMIF
– Supports ECC on SRAM
• Up to 36-Bit DDR3L External Memory Interface
(EMIF)
– Supports DDR3L at up to 800 MT/s
– Supports 4-GB Memory Address Range
– Supports 32-Bit SDRAM Data Bus With 4-bit
ECC
– Supports 16-Bit and 32-Bit SDRAM Data Bus
Without ECC
• General-Purpose Memory Controller (GPMC)
– Flexible 8- and 16-Bit Asynchronous Memory
Interface With up to Four Chip Selects
– Supports NAND, NOR, Muxed-NOR, SRAM
– Supports General-Purpose Memory-Port
Expansion With the Following Modes:
– Asynchronous Read and Write Access
– Asynchronous Read Page Access (4-, 8-, 16-
Word16)
– Synchronous Read and Write Access
– Synchronous Read Burst Access Without
Wrap Capability (4-, 8-, 16-Word16)
– Up to 16-Bit ECC Support for NAND Flash
Using BCH Code (t = 4, 8, or 16) or Hamming
Code


Similar Part No. - 66AK2G02_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
66AK2G02 TI1-66AK2G02 Datasheet
2Mb / 240P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip
More results

Similar Description - 66AK2G02_16

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
66AK2G12_1806 TI1-66AK2G12_1806 Datasheet
2Mb / 233P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14 Datasheet
8Mb / 351P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_17 Datasheet
8Mb / 355P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_18 Datasheet
2Mb / 329P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_16 Datasheet
8Mb / 354P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12 TI1-66AK2G12_18 Datasheet
2Mb / 230P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12 TI1-66AK2G12_19 Datasheet
2Mb / 232P
[Old version datasheet]   Multicore DSPArm KeyStone II System-on-Chip (SoC)
TCI6636K2H TI1-TCI6636K2H Datasheet
7Mb / 362P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12 TI1-66AK2G12 Datasheet
2Mb / 231P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2E05 TI1-66AK2E05_16 Datasheet
1Mb / 282P
[Old version datasheet]   66AK2E0x Multicore DSPARM KeyStone II System-on-Chip (SoC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com