Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS6644148 Datasheet(PDF) 11 Page - Texas Instruments

Part # TMS6644148
Description  4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS6644148 Datasheet(HTML) 11 Page - Texas Instruments

Back Button TMS6644148 Datasheet HTML 7Page - Texas Instruments TMS6644148 Datasheet HTML 8Page - Texas Instruments TMS6644148 Datasheet HTML 9Page - Texas Instruments TMS6644148 Datasheet HTML 10Page - Texas Instruments TMS6644148 Datasheet HTML 11Page - Texas Instruments TMS6644148 Datasheet HTML 12Page - Texas Instruments TMS6644148 Datasheet HTML 13Page - Texas Instruments TMS6644148 Datasheet HTML 14Page - Texas Instruments TMS6644148 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 56 page
background image
TMS664414, TMS664814, TMS664164
4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
SMOS695A – APRIL 1998 – REVISED JULY 1998
11
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
four-bank row-access operation
One of the features of the four-bank operation is access to information on random rows at a higher rate of
operation than is possible with a standard DRAM. This is accomplished by activating one of the banks with a
row address and, while the data stream is being accessed to/from that bank, activating one of the other banks
with other row addresses. When the data stream to / from the first activated bank is complete, the data stream
to / from the second activated bank can begin without interruption. After the second bank is activated, the first
bank can be deactivated to allow the entry of a new row address for the next round of accesses or the entry of
new row addresses for other banks which currently are deactivated. In this manner, operation can continue in
an interleaved fashion. Figure 29A is an example of four-bank, row-interleaving, read bursts with automatic
deactivate with a CAS latency of 3 and a burst length of 8. Figure 29B is an example of four-bank,
row-interleaving, read bursts with automatic deactivate with a CAS latency of 3 and a burst length of 4.
four-bank column-access operation
The availability of four banks allows the access of data from random starting columns between banks at a higher
rate of operation. After activating each bank with a row address (ACTV command), A12 – A13 for the four-bank
column-access operation can be used to alternate READ or WRT commands between the banks to provide
gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 30 is an
example of four-bank, column-interleaving, read bursts with a CAS latency of 3 and a burst length of 2.
bank deactivation (precharge)
All banks can be deactivated simultaneously (placed in precharge) by using the DCAB command. A single bank
can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB
command except that A10 must be low and A12 – A13 select the bank to be precharged (see Table 1; Figure 27
and Figure 31 provide examples). A bank can also be deactivated automatically by using A10 during a READ
or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank,
selected by A12 – A13, is automatically deactivated upon completion of the access burst. If A10 is held low
during READ- or WRT-command entry, that bank remains active following the burst. The READ and WRT
commands with automatic deactivation are denoted as READ-P and WRT-P. See Figure 29A and Figure 29B
for examples.
chip-select
CS (chip-select) can be used to select or deselect the ’664xx4 for command entries, which might be required
for multiple-memory-device decoding. If CS is held high on the rising edge of CLK (DESL command), the device
does not respond to RAS, CAS, or W until the device is selected again by holding CS low on the rising edge
of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select
operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). Using
CS does not affect an access burst that is in progress; the DESL command can restrict only RAS, CAS, and
W inputs to the ’664xx4.


Similar Part No. - TMS6644148

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS664814DGE-8A TI1-TMS664814DGE-8A Datasheet
905Kb / 56P
[Old version datasheet]   16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
More results

Similar Description - TMS6644148

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS664814DGE-8A TI1-TMS664814DGE-8A Datasheet
905Kb / 56P
[Old version datasheet]   16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS626812B TI-TMS626812B Datasheet
611Kb / 40P
[Old version datasheet]   1,048,576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS416400A TI-TMS416400A Datasheet
397Kb / 27P
[Old version datasheet]   4194304 BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
SMJ626162 TI-SMJ626162 Datasheet
629Kb / 42P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS626162 TI-TMS626162 Datasheet
659Kb / 44P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS626162A TI-TMS626162A Datasheet
707Kb / 44P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TM124GU8A TI1-TM124GU8A Datasheet
91Kb / 9P
[Old version datasheet]   1 048 576-WORD BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULE
TMS626812 TI-TMS626812 Datasheet
565Kb / 40P
[Old version datasheet]   1048576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS44400_1998 TI1-TMS44400_1998 Datasheet
456Kb / 25P
[Old version datasheet]   1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS44C256 TI-TMS44C256 Datasheet
705Kb / 32P
[Old version datasheet]   262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
JUNE 1986 - REVISED MAY 1988
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com