Electronic Components Datasheet Search |
|
71V321S55JG8 Datasheet(PDF) 9 Page - Integrated Device Technology |
|
71V321S55JG8 Datasheet(HTML) 9 Page - Integrated Device Technology |
9 / 15 page 6.42 IDT71V321S/L High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts Industrial and Commercial Temperature Ranges 9 AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range(6) NOTES: 1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port-to-Port Read and BUSY." 2. To ensure that the earlier of the two ports wins. 3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual). 4. To ensure that a write cycle is inhibited on port "B" during contention on port "A". 5. To ensure that a write cycle is completed on port "B" after contention on port "A". 6. 'X' in part numbers indicates power rating (S or L). 71V321X25 Com'l & Ind 71V321X35 Com'l & Ind 71V321X55 Com'l & Ind Symbol Parameter Min.Max.Min.Max.Min. Max. Unit BUSY Timing tBAA BUSY Access Time from Address ____ 20 ____ 20 ____ 30 ns tBDA BUSY Disable Time from Address ____ 20 ____ 20 ____ 30 ns tBAC BUSY Access Time from Chip Enable ____ 20 ____ 20 ____ 30 ns tBDC BUSY Disable Time from Chip Enable ____ 20 ____ 20 ____ 30 ns tWH Write Hold After BUSY(5) 12 ____ 15 ____ 20 ____ ns tWDD Write Pulse to Data Delay(1) ____ 50 ____ 60 ____ 80 ns tDDD Write Data Valid to Read Data Delay(1) ____ 35 ____ 45 ____ 65 ns tAPS Arbitration Priority Set-up Time(2) 5 ____ 5 ____ 5 ____ ns tBDD BUSY Disable to Valid Data(3) ____ 30 ____ 30 ____ 45 ns 3026 tbl 11 Timing Waveform of Write with Port-to-Port Read and BUSY(2,3,4) NOTES: 1. Toensurethattheearlierofthetwoportswins. 2. CEL = CER = VIL 3. OE =VILforthereadingport. 4. All timing is the same for the left and right ports. Port “A” may be either the left or right port. Port “B” is opposite from port “A”. tWC tWP tDW tDH tBDD tDDD tBDA tWDD ADDR"B" DATAOUT"B" DATAIN"A" ADDR"A" MATCH VALID MATCH VALID R/ W"A" BUSY"B" tAPS 3026 drw 10 (1) tBAA |
Similar Part No. - 71V321S55JG8 |
|
Similar Description - 71V321S55JG8 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |