70V9359L6PFG datasheet(4/17 Pages) IDT

Part #	70V9359L6PFG

Description	HIGH-SPEED 3.3V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

Download	17 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

4 / 17 page

6.42

IDT70V9359/49L

High-Speed 3.3V 8/4K x 18 Dual-Port Synchronous Pipelined Static RAM

Industrial and Commercial Temperature Ranges

4

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2.

ADS, CNTEN, CNTRST = X.

3.

OE is an asynchronous input signal.

Truth Table I—Read/Write and Enable Control(1,2,3)

Pin Names

Left Port

Right Port

Names

CE0L, CE1L

CE0R, CE1R

Chip Enables

(3)

R/

WL

R/

WR

Read/Write Enable

OEL

OER

Output Enable

A0L - A12L

(1)

A0R - A12R

(1)

Address

I/O0L - I/O17L

I/O0R - I/O17R

Data Input/Output

CLKL

CLKR

Clock

UBL

UBR

Upper Byte Select(2)

LBL

LBR

Lower Byte Select(2)

ADSL

ADSR

Address Strobe Enable

CNTENL

CNTENR

Counter Enable

CNTRSTL

CNTRSTR

Counter Reset

FT/PIPEL

FT/PIPER

Flow-Through / Pipeline

VDD

Power (3.3V)

VSS

Ground (0V)

5638 tbl 01

OE

CLK

CE0(5)

CE1

(5)

UB(4)

LB(4)

R/

W

Upper Byte

I/O9-17

Lower Byte

I/O0-8

MODE

X

↑

H

X

High-Z

Deselected–Power Down

X

↑

X

L

X

High-Z

Deselected–Power Down

X

↑

L

H

X

High-Z

Both Bytes Deselected

X

↑

LH

L

DATAIN

High-Z

Write to Upper Byte Only

X

↑

LH

H

L

High-Z

DATAIN

Write to Lower Byte Only

X

↑

L

H

LLL

DATAIN

Write to Both Bytes

L

↑

LH

H

DATAOUT

High-Z

Read Upper Byte Only

L

↑

LH

H

L

H

High-Z

DATAOUT

Read Lower Byte Only

L

↑

LH

L

H

DATAOUT

Read Both Bytes

H

X

L

H

X

High-Z

Outputs Disabled

5638 tbl 02

NOTE:

1. A12 is a NC for IDT70V9349.

2.

LB and UB are single buffered regardless of state of FT/PIPE.

3.

CEo and CE1 are single buffered when FT/PIPE = VIL,

CEo and CE1 are double buffered when FT/PIPE = VIH,

i.e. the signals take two cycles to deselect.

4

LB and UB are single buffered regardless of state of FT/PIPE.

5.

CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

Similar Part No. - 70V9359L6PFG

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	70V9359L6PFG	377Kb / 18P	HIGH-SPEED 3.3V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM MARCH 2018
Renesas Technology Corp	70V9359L6PFGI	377Kb / 18P	HIGH-SPEED 3.3V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM MARCH 2018

More results

Similar Description - 70V9359L6PFG

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT70V9359	306Kb / 16P	HIGH-SPEED 3.3V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Renesas Technology Corp	IDT70V9359	377Kb / 18P	HIGH-SPEED 3.3V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM MARCH 2018
Integrated Device Techn...	IDT709359	685Kb / 15P	HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Renesas Technology Corp	IDT709359	320Kb / 16P	HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM FEBRUARY 2018
Integrated Device Techn...	IDT709359	302Kb / 16P	HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
	IDT70T9359	214Kb / 16P	HIGH-SPEED 2.5V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
	IDT70V3379S	729Kb / 17P	HIGH-SPEED 3.3V 32K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Renesas Technology Corp	IDT70V9379L	485Kb / 16P	HIGH-SPEED 3.3V 32K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM JANUARY 2009
Integrated Device Techn...	IDT70V9369L	713Kb / 17P	HIGH-SPEED 3.3V 16K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Integrated Device Techn...	IDT70V9379L	190Kb / 15P	HIGH-SPEED 3.3V 32K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

More results

70V9359L6PFG Datasheet(PDF) 4 Page - Integrated Device Technology

70V9359L6PFG Datasheet(HTML) 4 Page - Integrated Device Technology

Similar Part No. - 70V9359L6PFG

Similar Description - 70V9359L6PFG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Datasheet Download

Link URL