Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

UB291G-XX-AG6-R Datasheet(HTML) 5 Page - Unisonic Technologies

Part No. UB291G-XX-AG6-R
Description  Charger Detection Voltage
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  UTC [Unisonic Technologies]
Homepage  http://www.utc-ic.com
Logo 

UB291G-XX-AG6-R Datasheet(HTML) 5 Page - Unisonic Technologies

   
Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 9 page
background image
UB291
Preliminary
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
5 of 9
www.unisonic.com.tw
QW-R128-002.b
OPERATION
1. Over charge detector
In the state of charging the battery, it will detect the overcharge state of the battery if the VDD terminal voltage
becomes higher than the overcharge detection voltage (VDET1). And then the CO terminal turns to low level, so the
external charging control Nch MOSFET turns OFF and it forbids to charge the battery.
After detecting overcharge, it will release the overcharge state if the VDD terminal voltage becomes lower than the
overcharge release voltage (VREL1). And then the CO terminal turns to high level, so the external charging control
Nch MOS FET turns ON, and it accepts to charge the battery.
When the VDD terminal voltage is higher than the overcharge detection voltage, to disconnect the charger and
connect the load, leave the CO terminal low level, but it accepts to conduct load current via the paracitical body
diode of the external Nch MOSFET. And then if the VDD terminal voltage becomes lower than the overcharge
detection voltage, the CO terminal turns to high level, so the external Nch MOSFET turn ON, and it accepts to
charge the battery.
The overcharge detection and release have delay time decided internally. When the VDD terminal voltage becomes
higher than the overcharge detection voltage, it will not detect overcharge, if the VDD terminal voltage becomes lower
than the overcharge detection voltage again within the overcharge detection delay time (Typ.1.00s). And in the state
of overcharge, when the VDD terminal voltage becomes lower than the overcharge release voltage, it will not release
overcharge, if the VDD terminal voltage backs higher than the overcharge release voltage again within the overcharge
release delay time (Typ.16ms).
The output driver stage of the CO terminal includes a level shifter, so it will output the VM terminal voltage as low
level. The output type of the CO terminal is CMOS output between VDD and VM terminal voltage.
2. Over discharge detector
In the state of discharging the battery, it will detect the overdischarge state of the battery If the VDD terminal
becomes lower than the overdischarge detection voltage (VDET2). And then the DO terminal turns to low level, so the
external discharging control Nch MOSFET turn OFF and it forbids to discharge the battery.
The release from the overdischarge state is done by the overdischarge release voltage (VREL2) or connecting the
charger. If the charger is connected and the VDD terminal voltage is lower than the overdischarge detection voltage, it
accepts to conduct charge current via the paracitical body diode of the external Nch MOSFET. And then if the VDD
terminal voltage becomes higher than the overdischarge detection voltage, the DO terminal turns to high level, so
the external Nch MOSFET turns ON, and it accepts to discharge the battery. If the charger is connected and the VDD
terminal voltage is higher than the overdiscahrge detection voltage, the DO terminal will turn to high level with the
delay time.
Charging current cannot be supplied to the battery that is discharged to lower than the maximum forbidden voltage
for 0V charging .
The overdischarge detection have delay time decided internally. When the VDD terminal voltage becomes lower
than the overdischarge detection voltage, it will not detect overdischarge, if the VDD terminal voltage becomes higher
than the overdischarge detection voltage again within the overdischarge detection delay time (Typ.125ms). Moreover,
the overdischarge release delay time (Typ.1ms) exists, too.
All the circuits are stopped, and after the overdischarge is detected, it is assumed the state of the standby, and
decreases the current (standby current) which IC consumes as much as possible (When VDD=2V, Max.0.5uA).
The output type of the DO terminal is CMOS output between VDD and VSS terminal voltage.


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn