www.irf.com

4

PIIPM15P12D007

I27179 22 - Sep

TMS

JTAG test mode select

Input

14

TDO

JTAG test data output

Output

15

TDI

JTAG test data input

Input

16

TCKRET

JTAG test clock return. Test clock input to the emulator.

Internally short circuited to TCK.

Output

17

TCK

JTAG test clock. TCK is a 10MHz clock source from the emulation pod. This

signal can be used to drive the system test clock.

Input

18

Boot-En~

Boot ROM enable. This pin is sampled during DSP reset, pulling it low

enables DSP boot ROM through SCI serial line at 40Mhz operation (Flash

versions only). 47k internal pull up.

Input

19

ADCin

General purpose analog input

Input

20

COM

External 15V supply ground reference. This pin is directly connected to DC -

input

1-11

Vin

External 15V supply voltage. Internally referred to DC bus minus pin (DC-)

Input

2-12

Following pins are intended for signal communication between driving board and

power module only, though here described for completeness, they are on purpose

not available to the user.

Symbol

Lead Description

Pin number

DC +

DC Bus plus input signal

DC -

DC Bus minus input signal (internally connected to COM)

Th +

Thermal sensor positive input

Th -

Thermal sensor negative input (internally connected to COM)

G1/2/3

Gate connections for high side IGBTs

E1/2/3

Emitter connections for high side IGBTs (Kelvin points)

R1/2/3 +

Output current sensing resistor positive input (IGBTs emitters 1/2/3 side, Kelvin points)

R1/2/3 -

Output current sensing resistor negative input (Motor side, Kelvin points)

G4/5/6

Gate connections for low side IGBTs

E4/5/6

Emitter connections for low side IGBTs (Kelvin points)

Gb

Gate connections for brake IGBT

Eb

Emitter connection for brake IGBT (Kelvin point)

Brk

Collector connection for brake IGBT (Kelvin point)

Lateral

connectors on

embedded

driving board