Electronic Components Datasheet Search |
|
AD5675BRUZ-REEL7 Datasheet(PDF) 9 Page - Analog Devices |
|
AD5675BRUZ-REEL7 Datasheet(HTML) 9 Page - Analog Devices |
9 / 27 page AD5675 Data Sheet Rev. B | Page 8 of 26 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VOUT0 VDD VLOGIC A1 A0 SCL VOUT1 VOUT3 VREF RESET RSTSEL LDAC SDA VOUT6 VOUT7 GAIN VOUT5 VOUT4 GND VOUT2 TOP VIEW (Not to Scale) AD5675 Figure 4. TSSOP Pin Configuration Table 7. TSSOP Pin Function Descriptions Pin No. Mnemonic Description 1 VOUT1 Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation. 2 VOUT0 Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation. 3 VDD Power Supply Input. The AD5675 operates from 2.7 V to 5.5 V. Decouple the VDD supply with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND. 4 VLOGIC Digital Power Supply. The voltage on this pin ranges from 1.8 V to 5.5 V. 5 SCL Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into or out of the 24-bit input shift register. 6 A0 Address Input. This pin sets the first LSB of the 7-bit slave address. 7 A1 Address Input. This pin sets the second LSB of the 7-bit slave address. 8 GAIN Span Set. When this pin is tied to GND, all eight DAC outputs have a span from 0 V to VREF. If this pin is tied to VLOGIC, all eight DACs output a span of 0 V to 2 × VREF. 9 VOUT7 Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation. 10 VOUT6 Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation. 11 VOUT5 Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation. 12 VOUT4 Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation. 13 GND Ground Reference Point for All Circuitry on the Device. 14 RSTSEL Power-On Reset. Tie this pin to GND to power up all eight DACs to zero scale. Tie this pin to VLOGIC to power up all eight DACs to midscale. 15 LDAC Load DAC. LDAC operates in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data, which allows all DAC outputs to simultaneously update. This pin can also be tied permanently low. 16 SDA Serial Data Input. This pin is used in conjunction with the SCL line to clock data into or out of the 24-bit input shift register. SDA is a bidirectional, open-drain data line that must be pulled to the supply with an external pull-up resistor. 17 RESET Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. 18 VREF Reference Input Voltage. 19 VOUT3 Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation. 20 VOUT2 Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation. |
Similar Part No. - AD5675BRUZ-REEL7 |
|
Similar Description - AD5675BRUZ-REEL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |