Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9269BCPZ-65 Datasheet(PDF) 29 Page - Analog Devices

Part # AD9269BCPZ-65
Description  16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9269BCPZ-65 Datasheet(HTML) 29 Page - Analog Devices

Back Button AD9269BCPZ-65 Datasheet HTML 25Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 26Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 27Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 28Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 29Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 30Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 31Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 32Page - Analog Devices AD9269BCPZ-65 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 41 page
background image
AD9269
Data Sheet
Rev. A | Page 28 of 40
DC AND QUADRATURE ERROR CORRECTION (QEC)
In direct conversion or other quadrature systems, mismatches
between the real (I) and imaginary (Q) signal paths cause fre-
quencies in the positive spectrum to image into the negative
spectrum, and vice versa. From an RF point of view, this is
equivalent to information above the local oscillator (LO) frequency
interfering with information below the LO frequency, and vice
versa. These mismatches may occur from gain and/or phase
mismatches in the analog quadrature demodulator or in any
other mismatches between the I and Q signal chains. In a single-
carrier zero-IF system where the carrier has been placed
symmetrically around dc, this causes self-distortion of the carrier
as the two sidebands fold onto one another and degrade the
error vector magnitude (EVM) of the signal.
In a multicarrier communication system, this can be even more
problematic because carriers of widely different power levels
can interfere with one another. For example, a large carrier
centered at +f1 can have an image appear at −f1 that may be
much larger than the desired carrier at −f1.
The integrated quadrature error correction (QEC) algorithm of
the AD9269 attempts to measure and correct the amplitude and
phase imbalances of the I and Q signal paths to achieve higher
levels of image suppression than is achievable by analog means
alone. These errors can be corrected in an adapted manner, in
which the I and Q gain and quadrature phase mismatches are
constantly estimated and corrected, allowing for constant tracking
of slow changes in mismatches that are due to supply and
temperature.
The quadrature errors are corrected in a frequency independent
manner on the AD9269; therefore, systems with significant
mismatch in the baseband I and Q signal chains may have reduced
image suppression. The AD9269 QEC still corrects the
systematic imbalances.
The convergence time of the QEC algorithm is dependent on
the statistics of the input signal. For large signals and large
imbalance errors, this convergence time is typically less than
2 million samples of the AD9269 data rate.
LO Leakage (DC) Correction
In a direct conversion receiver subsystem, LO to RF leakage of
the quadrature modulator shows up as dc offsets at baseband.
These offsets are added to dc offsets in the baseband signal paths,
and both contribute to a carrier at dc. In a zero-IF receiver, this dc
energy can cause problems because it appears in band of a desired
channel. As part of the QEC function, the dc offset is suppressed by
applying a low frequency notch filter to form a null around dc.
In applications where constant tracking of the dc offsets and
quadrature errors are not needed, the algorithms can be
independently frozen to save power. When frozen, the image
and LO leakage (dc) correction are still performed, but changes
are no longer tracked. Bits[5:3] in Register 0x110 disable the
respective correction when frozen.
The default configuration on the AD9269 has the QEC and dc
correction blocks disabled, and Bits[2:0] in Register 0x110 must
be pulled high to enable the correction blocks. The quadrature
gain, quadrature phase, and dc correction algorithms can also
be disabled independently for system debugging or to save power
by pulling Bits[2:0] low in Register 0x110.
When the QEC is enabled and a correction value has been
calculated, the value remains active as long as any of the QEC
functions (DC, gain, or phase correction) are being used.
QEC and DC Correction Range
Table 13 gives the minimum and maximum correction ranges
of the algorithms. If the mismatches are greater than these ranges,
an imperfect correction results.
Table 13. QEC and DC Correction Range
Parameter
Minimum
Maximum
Gain
−1.1 dB
+1.0 dB
Phase
−1.79 degrees
+1.79 degrees
DC
−6 %
+6%
0
–15
–30
–45
–60
–75
–135
–120
–105
–90
FREQUENCY (MHz)
4
3
2
5
6
IMAGE
DC OFFSET
Figure 57. QEC Mode Off
0
–15
–30
–45
–60
–75
–135
–120
–105
–90
FREQUENCY (MHz)
4
3
2
5
6
IMAGE
DC OFFSET
Figure 58. QEC Mode On


Similar Part No. - AD9269BCPZ-65

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9269BCPZ-65 AD-AD9269BCPZ-65 Datasheet
1Mb / 40P
   16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
More results

Similar Description - AD9269BCPZ-65

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9269 AD-AD9269 Datasheet
1Mb / 40P
   16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9266BCPZ-20 AD-AD9266BCPZ-20 Datasheet
870Kb / 32P
   16-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Analog-to-Digital Converter
REV. A
AD9251 AD-AD9251 Datasheet
1Mb / 36P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9204 AD-AD9204 Datasheet
1Mb / 36P
   10-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9231 AD-AD9231 Datasheet
1Mb / 36P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9231 AD-AD9231_17 Datasheet
849Kb / 37P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9649 AD-AD9649 Datasheet
1Mb / 32P
   14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
REV. 0
AD9649BCPZ-20 AD-AD9649BCPZ-20 Datasheet
1Mb / 32P
   14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter
REV. 0
AD9649 AD-AD9649_17 Datasheet
1Mb / 33P
   14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
AD9629 AD-AD9629 Datasheet
984Kb / 32P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com