Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET


AD5405 Datasheet(HTML) 3 Page - Analog Devices

Part No. AD5405
Description  Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5405 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 page
background image
AD5405
Rev. 0 | Page 3 of 24
SPECIFICATIONS1
VDD = 2.5 V to 5.5 V, VREFA = VREFB = 10 V, IOUT2 = 0 V. All specifications TMIN to TMAX, unless otherwise noted. DC performance measured
with OP1177, AC performance with AD9631, unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Conditions
STATIC PERFORMANCE
Resolution
12
Bits
Relative Accuracy
±1
LSB
Differential Nonlinearity
−1/+2
LSB
Guaranteed monotonic
Gain Error
±25
mV
Gain Error Temp Coefficient2
±5
ppm FSR/°C
Bipolar Zero-Code Error
±25
mV
Output Leakage Current
±1
nA
Data = 0x0000, TA = 25°C, IOUT1
±10
nA
Data = 0x0000H, IOUT1
REFERENCE INPUT
2
Typical resistor TC =
−50 ppm/°C
Reference Input Range
±10
V
VREFA, VREFB Input Resistance
8
10
12
kΩ
DAC input resistance
VREFA to VREFB Input Resistance
Mismatch
1.6
2.5
%
Typ = 25°C, Max = 125°C
R1, RFB Resistance
16
20
24
kΩ
R2, R3 Resistance
16
20
24
kΩ
R2 to R3 Resistance Mismatch
.06
.18
%
Typ = 25°C, Max = 125°C
DIGITAL INPUTS/OUTPUT
2
Input High Voltage, VIH
1.7
V
VDD = 2.5 V to 5.5 V
Input Low Voltage, VIL
0.8
V
VDD = 2.7 V to 5.5 V
0.7
V
VDD = 2.5 V to 2.7 V
Input Leakage Current, IIL
1
µA
Input Capacitance
10
pF
VDD = 4.5 V to 5.5 V
Output Low Voltage, VOL
0.4
V
ISINK = 200 µA
Output High Voltage, VOH
VDD − 1
V
ISOURCE = 200 µA
VDD = 2.5 V to 3.6 V
Output Low Voltage, VOL
0.4
V
ISINK = 200 µA
Output High Voltage, VOH
VDD −0.5
V
ISOURCE = 200 µA
DYNAMIC PERFORMANCE
2
Reference Multiplying BW
10
MHz
VREF = 5 V pk-pk, DAC loaded all 1s
Output Voltage Settling Time
80
120
ns
Measured to ±1 mV of FS. RLOAD = 100 Ω, CLOAD =15 pF.
DAC latch alternately loaded with 0s and 1s.
Digital Delay
20
40
ns
Digital-to-Analog Glitch Impulse
3
nV-s
1 LSB change around major carry, VREF = 0 V
Multiplying Feedthrough Error
−75
dB
DAC latch loaded with all 0s. Reference = 10 kHz
Output Capacitance
2
pF
DAC latches loaded with all 0s
4
pF
DAC latches loaded with all 1s
Digital Feedthrough
5
nV-s
Feedthrough to DAC output with CS high and
alternate loading of all 0s and all 1s
Total Harmonic Distortion
−75
dB
VREF = 5 V p-p, all 1s loaded, f = 1 kHz
−75
dB
VREF = 5 V, sine wave generated from digital code
Output Noise Spectral Density
25
nV/√Hz
@ 1 kHz


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn