Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS8745BI Datasheet(PDF) 10 Page - Integrated Device Technology

Part # ICS8745BI
Description  1:5 Differential-to-LVDS Zero Delay Clock Generator
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8745BI Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button ICS8745BI Datasheet HTML 6Page - Integrated Device Technology ICS8745BI Datasheet HTML 7Page - Integrated Device Technology ICS8745BI Datasheet HTML 8Page - Integrated Device Technology ICS8745BI Datasheet HTML 9Page - Integrated Device Technology ICS8745BI Datasheet HTML 10Page - Integrated Device Technology ICS8745BI Datasheet HTML 11Page - Integrated Device Technology ICS8745BI Datasheet HTML 12Page - Integrated Device Technology ICS8745BI Datasheet HTML 13Page - Integrated Device Technology ICS8745BI Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
ICS8745BYI REVISION D JUNE 11, 2009
10
©2009 Integrated Device Technology, Inc.
ICS8745BI Data Sheet
1:5 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Application Information
Power Supply Filtering Technique
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. To achieve optimum jitter performance,
power supply isolation is required. The ICS8745BI provides separate
power supplies to isolate any high switching noise from the outputs
to the internal PLL. VDD, VDDA and VDDO should be individually
connected to the power supply plane through vias, and 0.01µF
bypass capacitors should be used for each pin. Figure 1 illustrates
this for a generic VDD pin and also shows that VDDA requires that an
additional 10
Ω resistor along with a 10µF bypass capacitor be
connected to the VDDA pin.
Figure 1. Power Supply Filtering
Wiring the Differential Input to Accept Single Ended Levels
Figure 2 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = VDD/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio of
R1 and R2 might need to be adjusted to position the V_REF in the
center of the input voltage swing. For example, if the input clock swing
is only 2.5V and VDD = 3.3V, V_REF should be 1.25V and R2/R1 =
0.609.
Figure 2. Single-Ended Signal Driving Differential Input
VDD
VDDA
3.3V
10
10µF
.01µF
.01µF
V_REF
Single Ended Clock Input
VDD
CLKx
nCLKx
R1
1K
C1
0.1u
R2
1K


Similar Part No. - ICS8745BI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ICS8745BI RENESAS-ICS8745BI Datasheet
880Kb / 21P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
2019
logo
Integrated Device Techn...
ICS8745BI-21 IDT-ICS8745BI-21 Datasheet
898Kb / 21P
   Output frequency range
More results

Similar Description - ICS8745BI

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS8745B ICST-ICS8745B Datasheet
192Kb / 15P
   1:5 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
logo
Renesas Technology Corp
ICS8745BI RENESAS-ICS8745BI Datasheet
880Kb / 21P
   1:5 Differential-to-LVDS Zero Delay Clock Generator
2019
8745B-21 RENESAS-8745B-21 Datasheet
519Kb / 20P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
Rev D 2/17/15
logo
Integrated Device Techn...
8745BI-21 IDT-8745BI-21 Datasheet
423Kb / 20P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
logo
Renesas Technology Corp
8745BI-21 RENESAS-8745BI-21 Datasheet
620Kb / 21P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
January 10, 2017
logo
Integrated Device Techn...
874S02I IDT-874S02I Datasheet
401Kb / 17P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
logo
Renesas Technology Corp
874S02I RENESAS-874S02I Datasheet
533Kb / 16P
   1:1 Differential-to-LVDS Zero Delay Clock Generator
July 6, 2021
logo
Integrated Circuit Syst...
ICS8735-01 ICST-ICS8735-01 Datasheet
287Kb / 17P
   1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
logo
Integrated Device Techn...
8735-31 IDT-8735-31_16 Datasheet
424Kb / 21P
   1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
logo
Renesas Technology Corp
8735-31 RENESAS-8735-31 Datasheet
620Kb / 22P
   1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
January 27, 2016
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com